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In this work, a model of computation for shared memory parallelism is presented. To
address fundamental constraints of modern memory systems, the presented model constrains how parallelism interacts with memory access patterns and in doing so provides a
method for design and analysis of algorithms that estimates reliable execution time based
on a few architectural parameters. This model is presented as an alternative to modern
thread based models that focus on computational concurrency but rely on reactive hardware
policies to hide and amortize memory latency. Since modern processors use reactive mechanisms and heuristics to deduce the data access requirement of computations, the memory
access costs of these threaded programs may be difficult to predict reliably. This research
presents the Queue Streaming Model (QSM) that aims to address these shortcomings by
providing a prescriptive mechanism to achieve latency-amortized and predictable-cost data
access. Further, the work presents application of the QSM to algorithms commonly used in
a number of applications. These algorithms include structured regular computations rep-

resented by merge sort, unstructured irregular computations represented by sparse matrix
dense vector multiplication, and dynamic computations represented by MapReduce. The
analysis of these algorithms reveal architectural tradeoffs between memory system bottlenecks and algorithm design. The techniques described in this dissertation reveal a general
software approach that could be used to construct more general irregular applications, provided they can be transformed into a relational query form. It demonstrates that the QSM
can be used to design algorithms that enhance utilization of memory system resources by
structuring concurrency and memory accesses such that system bandwidths are balanced
and latency is amortized. Finally, the benefit of applying the QSM algorithm to the Euler
inviscid flow solver is demonstrated through experiments on the Intel R Xeon R E5-2680
v2 processor using ten cores. The transformation produced a speed-up of 25% over an
optimized OpenMP implementation having identical computational structure.

Key words: queue streaming model, bridging model of computation, streaming access,
performance predictability and portability

DEDICATION

I dedicate this work to my mom and dad, my wife and son, my brother and his family,
and my parents-in-law whose unconditional love, unwavering support, and encouragement
has made me feel confident at every step in my life and helped me pursue my dreams.

ii

ACKNOWLEDGEMENTS

I have heartfelt gratitude for Dr. Edward A. Luke, my major professor, whose motivation, guidance, and expertise has made this work possible. Looking back at the years
I have spent under his supervision, I realize that he has helped me grow tremendously in
my career. His encouragement and timely advice has shown me a way to make the best of
every success and failure in this journey towards graduation. I think I am fortunate to have
an opportunity to work under his supervision. Thank you, Dr. Luke, for everything!
I am thankful to Dr. J. Mark Janus for imparting me the foundational knowledge in
CFD that was useful to me during my dissertation work. I want to thank Dr. Seongjai Kim
for acquainting me with the mathematics of partial differential equations and linear algebra
that provided me a different viewpoint to look at the numerical behavior of scientific simulations. I thank Dr. Maxwell Young for providing me useful feedback on the dissertation
that has helped improve its quality. I also thank Dr. Yang Zhang and Dr. Shanti Bhushan
for the encouragement to conduct this research. I thank all my committee members for
their inputs into this research.
I am grateful to Dr. Janus and Dr. Roger King for providing me the opportunity to
pursue graduate study in Computational Engineering at Mississippi State University. I
thank Dr. Luke, Dr. Janus, Dr. David Thompson, Dr. Keith Walters, Dr. Dave Marcum,
Dr. Eric Hansen, and Dr. Christopher Archibald who have helped me appreciate the wide
iii

spectrum of Computational Engineering. I am thankful to the system admin team at High
Performance Computing Collaboratory, Mississippi State University, especially Joey B.
Jones, for providing me the help and support for using the facility. I appreciate the efforts
by Teri M. Robinson of the Office of Thesis and Dissertation Format Review, Mississippi
State University for providing suggestions to improve readability of this dissertation.
This research had partial support from The Department of Defense (DoD) High Performance Computing Modernization Program (HPCMP). It was also supported by the Center
for Advanced Vehicular Systems at Mississippi State University. I am grateful for this financial support. I am also grateful to the Science and Technology Corporation, Hampton,
VA and the NASA Advanced Supercomputing Division for providing me training opportunity. In particular, I would like to thank Henry Jin, Jerry Yan, and Stephen Lesh for
providing me guidance during the training period. I am also thankful to the Dean’s office
of the Bagley College of Engineering, the Center for Advanced Vehicular Systems, and the
Department of Computer Science and Engineering for providing the support for traveling
to conferences during this research.
Last but not least, I would like to thank my family and the friends I made in Starkville,
who helped me create fond memories of the time I have spent here.

iv

TABLE OF CONTENTS

DEDICATION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

ii

ACKNOWLEDGEMENTS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

iii

LIST OF TABLES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

ix

LIST OF FIGURES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

x

LIST OF SYMBOLS, ABBREVIATIONS, AND NOMENCLATURE . . . . . . .

xiv

CHAPTER
I. INTRODUCTION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

1

II. QUEUE STREAMING MODEL (QSM) . . . . . . . . . . . . . . . . . .

6

2.1
2.2

Introduction . . . . . . . . . . . . . . . . . . . . . . . . .
The Level-0 QSM . . . . . . . . . . . . . . . . . . . . .
2.2.1
Estimation of the Execution Time . . . . . . . . . .
2.2.2
Estimation of the Look-back Distance . . . . . . .
2.3
The Level-1 QSM . . . . . . . . . . . . . . . . . . . . .
2.4
The Level-2 QSM . . . . . . . . . . . . . . . . . . . . .
2.5
The Level-3 QSM . . . . . . . . . . . . . . . . . . . . .
2.6
Management of Queued Access in the QSM . . . . . . . .
2.6.1
Queue Scheduler Policy and Queue Buffer Capacity
2.6.2
Estimation of the Queue Overhead . . . . . . . . .
2.7
Extensions of the QSM . . . . . . . . . . . . . . . . . . .
2.7.1
Core Level Parallel Features . . . . . . . . . . . .
2.7.2
Fine Grained Synchronization . . . . . . . . . . .
2.7.3
Multi-level Memories . . . . . . . . . . . . . . . .
2.7.4
Emulation on a Cache-based Processor . . . . . . .

.
.
.
.
.
.
.
.
.
.
.
.
.
.
.

6
7
12
12
13
15
18
22
22
26
27
28
29
30
30

III. RELATED WORK . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

32

v

.
.
.
.
.
.
.
.
.
.
.
.
.
.
.

.
.
.
.
.
.
.
.
.
.
.
.
.
.
.

.
.
.
.
.
.
.
.
.
.
.
.
.
.
.

3.1
3.2

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Stream Programming . . . . . . . . . . . . . . . . . . . . . . . .
3.2.1
Parallelism Opportunities in a Stream Program . . . . . . .
3.2.2
Streaming Processors . . . . . . . . . . . . . . . . . . . .
3.2.2.1
Imagine . . . . . . . . . . . . . . . . . . . . . . . .
3.2.2.2
Merrimac . . . . . . . . . . . . . . . . . . . . . . .
3.2.2.3
Cell Broadband Engine . . . . . . . . . . . . . . .
3.2.2.4
Raw Architecture . . . . . . . . . . . . . . . . . .
3.2.3
Streaming Languages . . . . . . . . . . . . . . . . . . . .
3.2.3.1
StreamC and KernelC . . . . . . . . . . . . . . . .
3.2.3.2
StreamIt . . . . . . . . . . . . . . . . . . . . . . .
3.2.3.3
RaftLib . . . . . . . . . . . . . . . . . . . . . . . .
3.2.3.4
Brook . . . . . . . . . . . . . . . . . . . . . . . . .
3.2.4
General Purpose Processor Enhancements for Streaming .
3.3
Data Flow Model . . . . . . . . . . . . . . . . . . . . . . . . . .
3.4
Decoupled Access-Execute Architecture . . . . . . . . . . . . . .
3.4.1
DAE vs Superscalar Cache-based Processor . . . . . . . .
3.4.2
DAE vs QSM . . . . . . . . . . . . . . . . . . . . . . . .
3.5
Cache-based Multi-core/Multi-context Processors . . . . . . . . .
3.5.1
QSM vs Cache-based Multi-core/Multi-context Processors
3.6
Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

32
32
33
34
35
36
36
37
38
38
39
40
41
42
43
44
46
47
49
54
55

IV. ALGORITHMS IN QSM . . . . . . . . . . . . . . . . . . . . . . . . . .

57

4.1
4.2

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . .
Merge Sort . . . . . . . . . . . . . . . . . . . . . . . . . .
4.2.1
Phase 1 . . . . . . . . . . . . . . . . . . . . . . . .
4.2.1.1
Version 1: For the Level-0 QSM . . . . . . . .
4.2.1.2
Version 2: For the Level-1 QSM . . . . . . . .
4.2.1.3
Version 3: For the Level-3 QSM . . . . . . . .
4.2.2
Phase 2 . . . . . . . . . . . . . . . . . . . . . . . .
4.2.2.1
Version 1: Using Merge Sort . . . . . . . . .
4.2.2.2
Version 2: Using Bitonic Merge . . . . . . . .
4.2.2.3
Version 3: Hybrid of Merge and Bitonic Merge
4.2.2.4
Architectural Implications . . . . . . . . . . .
4.3
Sparse Matrix - Dense Vector Multiplication (SpMV) . . . .
4.3.1
Version 1: Using Scattered Access . . . . . . . . . .
4.3.1.1
Case 1: Using Ar : . . . . . . . . . . . . . . .
4.3.1.2
Case 2: Using Ac . . . . . . . . . . . . . . . .
4.3.2
Version 2: Using Streaming Access . . . . . . . . . .
4.3.2.1
Case 1: Using Ar : . . . . . . . . . . . . . . .
4.3.2.2
Case 2: Using Ac : . . . . . . . . . . . . . . .
4.3.3
Version 3: Using QSM . . . . . . . . . . . . . . . .
vi

.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.

.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.

.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.

57
58
59
59
65
66
69
69
69
71
71
72
74
74
75
75
75
76
77

4.3.3.1
Look-back Access to R0 . . . . . . . . . .
4.3.4
QSM vs cache-based processor: . . . . . . . . .
4.3.5
Specific Adaptations . . . . . . . . . . . . . . .
4.3.5.1
Multi-core execution: . . . . . . . . . . .
4.3.5.2
Storage optimizations: . . . . . . . . . . .
4.3.5.3
Operator fusion: . . . . . . . . . . . . . .
4.3.5.4
Optimization for static applications: . . . .
4.3.5.5
Optimization of the duplication phase: . .
4.3.5.6
Operator slicing: . . . . . . . . . . . . . .
4.3.5.7
Clustering for the level-3 QSM: . . . . . .
4.3.5.8
Generalization of the SpMV computation:
4.3.6
Cost Analysis . . . . . . . . . . . . . . . . . . .
4.3.7
Architectural Implications . . . . . . . . . . . . .
4.4
MapReduce . . . . . . . . . . . . . . . . . . . . . . . .
4.4.1
Execution Time on a Level-2 Model . . . . . . .
4.4.2
Architectural Implications . . . . . . . . . . . . .
4.5
Summary . . . . . . . . . . . . . . . . . . . . . . . . .

.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.

.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.

.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.

.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.

.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.

80
80
81
81
81
82
83
84
85
85
86
86
90
91
93
95
95

V. EXAMPLE APPLICATION . . . . . . . . . . . . . . . . . . . . . . . .

98

5.1
5.2

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Euler Inviscid Flow Solver . . . . . . . . . . . . . . . . . . . . .
5.2.1
Nature of Computations in the Euler Solver . . . . . . . .
5.3
Mapped Reduction Operation . . . . . . . . . . . . . . . . . . .
5.4
Traditional, Scattered Access Algorithm for Mapped Reduction .
5.5
QSM Level-0 Algorithms for Mapped Reduction . . . . . . . . .
5.5.1
Distribution Schedule . . . . . . . . . . . . . . . . . . . .
5.5.2
Look-back Schedule . . . . . . . . . . . . . . . . . . . . .
5.5.2.1
Look-back Schedule for Cell Computation . . . . .
5.5.2.2
Look-back Schedule for Face Computation . . . . .
5.6
Emulation of the Level-0 QSM on Modern Multi-core Processors
5.7
Performance of the Gradient Computation on Level-0 QSM . . .
5.8
Look-back Schedule: Version 2 . . . . . . . . . . . . . . . . . .
5.9
Euler Solver using Level-0 QSM . . . . . . . . . . . . . . . . . .
5.10 Performance of the Level-0 QSM Euler Solver . . . . . . . . . .
5.10.1
Extraction Operators . . . . . . . . . . . . . . . . . . . .
5.10.2
Reconstruction Operators . . . . . . . . . . . . . . . . . .
5.10.3
Evolution Operators . . . . . . . . . . . . . . . . . . . . .
5.11 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

98
99
104
104
106
116
116
123
123
128
130
134
138
139
142
144
151
158
163

VI. CONCLUSIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

164

vii

REFERENCES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

167

APPENDIX
A. BENCHMARKS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
A.1
A.2
A.3
A.4
A.5

176

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 177
Test Platform . . . . . . . . . . . . . . . . . . . . . . . . . . . . 177
The Peak Sustainable Bandwidth . . . . . . . . . . . . . . . . . . 179
Roofline Benchmark Results . . . . . . . . . . . . . . . . . . . . 184
Benchmark for Determining Constraints on Streaming Computations187

viii

LIST OF TABLES

5.1

Execution time of scattered access gradient computation. . . . . . . . . . .

111

A.1

Test platform processor specifications. . . . . . . . . . . . . . . . . . . . .

178

A.2

Versions of the SUM kernel. . . . . . . . . . . . . . . . . . . . . . . . . .

192

A.3

Configurations for the SUM kernel experiments. . . . . . . . . . . . . . .

193

ix

LIST OF FIGURES

2.1

Schematic of the level-0 queue streaming processor. . . . . . . . . . . . .

8

2.2

Schematic of the level-1 queue streaming processor. . . . . . . . . . . . .

14

2.3

Schematic of the level-2 queue streaming processor. . . . . . . . . . . . .

17

2.4

Schematic of the level-3 queue streaming processor. . . . . . . . . . . . .

21

4.1

Schematic of the merge sort algorithm for a QSP. In this figure, phase 2 is
carried out using the bitonic sorting algorithm. . . . . . . . . . . . . . . .

60

Schematic of the queue streaming kernel for phase 1 of the merge sort algorithm on a level-0 QSP with two cores. . . . . . . . . . . . . . . . . . . .

61

4.3

Graphical representation of Equation (4.8). . . . . . . . . . . . . . . . . .

73

4.4

Version 2-Case 1A of the SpMV computation that uses only streaming access. 76

4.5

Version 2-Case 1B of the SpMV computation that uses only streaming access. 77

4.6

Demonstration of the look-back window w = [jr , jf ) of the X 0 stream defined in terms of the current index i in Ar and X 1 streams. . . . . . . . . .

78

4.7

Version 3 of the SpMV computation on a QSP. . . . . . . . . . . . . . . .

79

4.8

Demonstration of operator fusion in the mapped reduction phase for the
computation of X 1 in Figure 4.5. . . . . . . . . . . . . . . . . . . . . . . .

82

Percentage of growth in the bandwidth cost of the join operation in the QSM
implementation of the SpMV computation using a matrix derived from tetrahedral mesh of ≈ 5.5 million cells on a QSP with 16 cores. . . . . . . . . .

88

Percentage of growth in the bandwidth cost of the join operation in the QSM
implementation of the SpMV computation using a matrix derived from tetrahedral mesh of ≈ 5.5 million cells on a QSP with 16 cores. . . . . . . . . .

89

4.2

4.9

4.10

x

5.1

Data flow graph of the Runge Kutta second order time integration operator
used in the Euler solver. . . . . . . . . . . . . . . . . . . . . . . . . . . .

101

5.2

Data flow graph of the scalar reconstruction operator used in the Euler solver. 102

5.3

Data flow graph of the residue operator used in the Euler solver. . . . . . .

103

5.4

Pseudocode for the gradient computation. . . . . . . . . . . . . . . . . . .

107

5.5

Pull reduction and push replication. . . . . . . . . . . . . . . . . . . . . .

109

5.6

C++ code for the pull reduction version of the gradient computation using
OpenMP. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

112

C++ code for the push replication version of the gradient computation using
OpenMP. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

113

Performance of the gradient computation that uses scattered accesses with
respect to the roofline plot of the Intel R Xeon R E5-2680 v2 processor. . .

114

5.9

Mapped reduction using a tree of distribution operators. . . . . . . . . . .

117

5.10

Mapped reduction using distribution and mapped join operators. . . . . . .

121

5.11

First read order of the faces with respect to the given order of cells. . . . .

125

5.12

Computation of cell ci of Figure 5.11 using the look-back schedule. . . . .

126

5.13

Computation of cell ci+1 of Figure 5.11. . . . . . . . . . . . . . . . . . . .

127

5.14

The face order for multithreaded execution of the look back schedule on a
QSP with two cores. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

129

5.7

5.8

5.15

Time vs look-back distance for the QSM version of the gradient computation. 134

5.16

Speedup vs look-back distance for the QSM version of the gradient computation with respect to the optimized (ordered by Hilbert space filling curve)
pull reduction that uses scattered accesses. . . . . . . . . . . . . . . . . . .

135

Comparison of predicted and actual execution time vs look-back distance
for the QSM version of the gradient computation. . . . . . . . . . . . . . .

135

5.17

xi

5.18

Predicted data volume vs look-back distance for the QSM version of the
gradient computation. . . . . . . . . . . . . . . . . . . . . . . . . . . . .

136

Bandwidth vs look-back distance for the QSM version of the gradient computation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

136

5.20

Modified residue operator for level-0 QSM. . . . . . . . . . . . . . . . . .

140

5.21

Modified scalar reconstruction operator for level-0 QSM. . . . . . . . . . .

141

5.22

Modification of the copy stream generation - from explicit scan to on-the-fly
duplication. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

141

5.23

Measured execution time of the Extraction operators. . . . . . . . . . . . .

148

5.24

Speed-up of the Extraction operators of QSM0 v1 and QSM0 v2. . . . . .

148

5.25

Estimated volume of data consumed/produced by the Extraction operators.

149

5.26

Effective bandwidth of the Extraction operators. . . . . . . . . . . . . . . .

149

5.27

Measured vs predicted time of the Extraction operators of QSM0 v1. . . .

150

5.28

Measured vs predicted time of the Extraction operators of QSM0 v2. . . .

150

5.29

Relative error in the predicted time of the Extraction operators. . . . . . . .

151

5.30

Measured execution time of the Reconstruction operators. . . . . . . . . .

155

5.31

Speed-up of the Reconstruction operators of QSM0 v1 and QSM0 v2. . . .

155

5.32

Estimated volume of data consumed/produced by the Reconstruction operators. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

156

5.33

Effective bandwidth of the Reconstruction operators. . . . . . . . . . . . .

156

5.34

Measured vs predicted time of the Reconstruction operators of QSM0 v1. .

157

5.35

Measured vs predicted time of the Reconstruction operators of QSM0 v2. .

157

5.36

Relative error in the predicted time of the Reconstruction operators. . . . .

158

5.37

Measured execution time of the Evolution operators. . . . . . . . . . . . .

159

5.19

xii

5.38

Speed-up of the Evolution operators of QSM0 v1 and QSM0 v2. . . . . . .

160

5.39

Estimated volume of data consumed/produced by the Evolution operators. .

160

5.40

Effective bandwidth of the Evolution operators. . . . . . . . . . . . . . . .

161

5.41

Measured vs predicted time of the Evolution operators of QSM0 v1. . . . .

161

5.42

Measured vs predicted time of the Evolution operators of QSM0 v2. . . . .

162

5.43

Relative error in the predicted time of the Evolution operators. . . . . . . .

162

A.1

STREAM bandwidth on PLATFORM - A. . . . . . . . . . . . . . . . . . . .

181

A.2

Empirical roofline graph for the PLATFORM -A, CFG -1 . . . . . . . . . . .

184

A.3

Empirical roofline graph for the PLATFORM -A, CFG -2 . . . . . . . . . . .

185

A.4

Empirical roofline graph for the PLATFORM -A, CFG -3 . . . . . . . . . . .

185

A.5

Empirical roofline graph for the PLATFORM -A, CFG -3 with various number
of threads. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

187

Sustainable bandwidth for 32 byte and 64 byte transactions using temporal
and non-temporal stores on PLATFORM - A. . . . . . . . . . . . . . . . . . .

194

A.6

xiii

LIST OF SYMBOLS, ABBREVIATIONS, AND NOMENCLATURE
Abbreviation Meaning
BSP

bulk symchronous parallel [91]

CCS

compressed column storage

CRS

compressed row storage

DAE

decoupled access execute architecture [85]

DAG

directed acyclic graph

DIP

dynamic insertion polity [78]

DRAM

dynamic random access memory

EREW

exclusive read, exclusive write

ERT

Empirical Roofline Toolkit [1]

FCFS

first-come-first-serve

FIFO

first-in-first-out

FQ

fair queuing [13]

FR-FCFS

first-ready, first-come-first-serve [80]

GB

gigabytes

ILP

instruction level parallelism

xiv

Abbreviation

Meaning

LM

local memory

LRU

least recently used

MB

megabytes

MSB

most significant bit

Multi-BSP

multi-level bulk synchronous parallel [92]

PMU

performance monitoring unit

QSM

queue streaming model

QSM0 v1

look-back schedule based on the version in Section 5.5.2

QSM0 v2

look-back schedule based on the version in Section 5.8

QSP

queue streaming processor

RAM

random access machine

RCM

reverse Cuthill-McKee order [22]

RFO

read for ownership

RK2

second order Runge-Kutta method

RR

round robin [83]

RRIP

re-reference interval prediction [47]

SF

space filling curve order

SIMD

single instruction multiple data

SpMV

sparse matrix - dense vector multiply

xv

CHAPTER I
INTRODUCTION

Modern multi-core and many-core processors provide large computational capacity
while keeping the power consumption in check. They can execute thousands of arithmetic
instructions in the time required for one random access to the Dynamic Random Access
Memory (DRAM) [66, 67]. As a result, lightweight computations frequently stall the
cores for data. Yet, processor architectures, programming languages (such as C++ [2]),
and multithreading technologies (such as OpenMP [74]) typically describe concurrency
and computational structure without explicitly exposing the considerable costs associated
with data access.
In order to satisfy the requirements of a broad range of algorithms, modern processors
[46, 44] allow random access to the DRAM similar to the von Neumann architecture. To
amortize the latency cost of the random access, they use a multi-level cache that reduces
the data access cost for reused data. The cache system is transparent to the programmers.
It does not need special programming semantics. However, it is also difficult to explicitly
control in programs. Programmers need to use an algorithm and data layout that presents
higher locality to the cache and expect the memory system will optimize data movement
so as to maximize bandwidth and minimize latency. In addition to this, the cache system
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also tracks concurrent reads and writes for coherency of the data across the cores which
can increase the cost of the data access if care is not taken to lower such occurrences.
Programmers can estimate the I/O cost of a parallel algorithm from its locality, access
pattern, concurrency and cache parameters, and reduce it through program transformations.
However, the estimation can be far different from the real cost due to lack of cache control
and precise knowledge of the details of the cache and memory scheduling operations.
Another way to lower the data access cost is to have concurrent execution contexts
[73, 44] on each core. If at least one context has data for its computation at any instant,
the core remains busy. This technique hides the latency of the scattered data access. However, each context gets a smaller allocation of the core’s resources such as registers, cache,
and scratchpad. It necessitates smaller working set size per context to avoid thrashing. A
smaller working set size may reduce opportunities for data reuse so that even though latency is hidden by simultaneous scattered accesses, the overall I/O cost may increase due
to increased bandwidth requirement.
To address high latency costs, a core can use a hardware prefetcher that speculatively
issues load requests before the core demands the data [69, 75]. A more sophisticated
prefetcher prediction logic provides a wider coverage of the suitable data access patterns.
However, a complex prefetcher also consumes larger chip area and power. Also, if the
prefetcher fails to anticipate the desired data access pattern, then it proves ineffective for
hiding latency. Modern processors have prefetchers that detect fine-grained sequential and
strided access pattern [46, 44]. Therefore, they are useful only in operations that scan
through a region in the DRAM. They also provide software prefetch instructions for other
2

data access patterns. However, their overuse may lower the performance since they consume the core’s cycles. Due to these restrictions, the fine-grained (speculative or explicit)
prefetching may not improve the performance of an algorithm that has a coarse-grained
but predictable access pattern.
Since the prefetched data occupies cache space, the cache replacement policy also determines the data access cost. If the replacement policy distinguishes between the singleuse streamed data (from a scan operation) and the reused data (from cache blocking), it can
prevent eviction of the reused data due to the streaming access [48]. On the other hand,
if the programmer’s intention is to reuse the streamed data, the same replacement policy
becomes the cause of cache thrashing.
Most cache and multi-context techniques lower the latency of the data access using a
reactive approach that responds to resource requests. This strategy has certain advantages.
First, reactive policies respond to the runtime data access demand of a program. Therefore,
they are useful when a program cannot plan the data access ahead of time. Second, they automate the movement of data through the cache. This takes away the burden from software
developers and processor’s execution engines. Third, they keep the operational semantics
of a processor intact. It allows changes to the reactive policies without disrupting existing
programs. The downside of the reactive approach is that programmers lose control over the
hardware’s behavior. Performance is optimized through reorganization of the instructions
and data that can trigger a useful response from the reactive machinery. In some situations,
such a rearrangement is beneficial, in others, it degrades performance. Since the latency
cost of a program is often highly dependent on specific policies employed by these reac3

tive components, it is very difficult to create programs that have portable high performance.
Generally, there is not a fixed set of requirements for these reactive systems because advanced reactive features come at costs of power and chip area. Therefore, changes to these
features that better optimize these costs are often a component of new architecture designs.
What is needed are models of computation that describe not only concurrency, but
also address the real and fundamental constraints that memory systems impose: Memories that have high capacity also have high latency costs and require burst data transfers
to achieve maximum bandwidth, while high speed memories that are close to cores are
relatively small and require careful staging to avoid thrashing. What is needed is support for prescriptive methods that allow software to convey the data access requirements
of a computation to the hardware such that efficient scheduling of latency-amortized and
predictable-cost data access can be achieved. Ideally, these prescriptive methods should
have low hardware overhead in that effective scheduling can be performed with minimal
control logic, chip area and power consumption.
This work hypothesizes that,
1. A prescriptive data access machine, that adheres to the fundamental constraints on
the memory access, can be used to design irregular applications that can operate at
peak machine capacity.
2. Performance of programs on such a machine is predictable and portable.
3. It is possible to predetermine transformations needed to reduce the data access cost
and/or improve computational intensity of an algorithm on the machine.

To prove the hypothesis, this dissertation provides a notional hardware model, called
Queue Streaming Model (QSM), that supports a form of prescriptive access pattern for
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algorithm development. It is loosely based on the general concept of streaming computations, but is developed with the goal of describing a contract between the hardware and
software developers that would facilitate development of performance portable software.
The model is presented in Chapter II as layers of four levels, level-0 to level-3. Each additional level has enhanced features compared to the previous levels. Chapter III briefly
describes relevant work from the literature and compares the QSM features with some of
the prominent architectural features proposed in the earlier work. Chapter IV presents applications of the model to algorithms of common interest such as merge sort, sparse matrix
- dense vector multiplication, and the MapReduce [28] programming model, and present
implications of the cost analysis on the design of processor and memory system. Chapter V presents techniques to emulate the model on the Intel R Ivy Bridge-EP processor.
Also, it outlines the schedules necessary to execute an irregular computation, such as the
Euler inviscid flow solver, using the level-0 QSM. Transformation of the Euler solver using
the schedules provided a speed-up of 1.25 over an optimized implementation of the solver
having identical computational structure on the test processor. Appendix A benchmarks
the characteristics of the test platform, and explains the motivations behind the proposed
QSM features.
This work does not deal with distributed memory parallelism. Typically, performance
of an application that uses this paradigm is optimized by reducing the inter-processor network bandwidth and latency cost. On the contrary, this work deals with the parallelism
exposed within a single microprocessor chip, owing to multiple cores that share the global
memory. Hence, the QSM is a model of computation for shared memory parallelism.
5

CHAPTER II
QUEUE STREAMING MODEL (QSM)

2.1

Introduction
Several observations regarding the interaction of the compute cores and the memory

system have provided the motivation for the definition of the Queue Streaming Model
(QSM). First, it is a well known fact that bandwidth is improving much faster compared
to latency. Any improvement in the latency implies an improvement in the bandwidth
[77, 66]. Second, the DRAM provides the highest efficiency, in terms of both the power
and time, when a computation fetches the entire row of a bank. Therefore, block-by-block
streaming access, where a block is equal to the rows of the concurrent DRAM banks,
has the lowest cost. Third, the streamed data occupies the cache space: If a computation
performs scattered access only to the data stored in the cache, it incurs lower access cost.
Fourth, using the cache for write-only data wastes a precious resource. Therefore, it is
necessary to stream the write-only data directly to the DRAM to save cache space. It is
also necessary to write the data to the DRAM in bursts to amortize the cost of initiating a
DRAM transaction. Fifth, a read-modify-write operation on a multi-core processor reduces
the number of DRAM accesses, but increases the data access cost due to the expensive
read-for-ownership (RFO) cache coherency broadcast messages [46, 45]. Compared to
that, the read-only data access is inexpensive. Finally, even though the cache coherency
6

allows the cores on a multi-core processor to perform fine grained communication, their
excessive use is detrimental to the performance due to the coherency protocol. Hence,
an optimal schedule tries to lower the occurrences by coarsening the task granularity to
a level that minimizes the communication but also avoids cache thrashing [18, 16, 14,
35, 36]. These observations have their roots in the fundamental physical constraints on
the shared memory processor and memory system design. To abide by these constraints,
the QSM specifies a structure of computation that performs only streaming access, keeps
the data of each core independent, and avoids inter-core communication. It also provides
essential characteristics of the hardware to realize the computation. Following four sections
incrementally describe the model.

2.2

The Level-0 QSM
The level-0 queue streaming processor (QSP) is depicted in Figure 2.1. It has P identi-

cal cores which can compute concurrently and asynchronously. The processor is connected
to a global memory of large capacity (∆g → ∞) through a queue scheduler. Each core has
its own set of queues that allow it to access data in the global memory. The queues issue the
data access requests to the scheduler according to the demand from the cores. The queue
scheduler serializes the data access requests from the queues of all the cores. The queues
are also called as Cg -queues since they allow a computation to access the global memory.
The global memory stores data in blocks of size ωg words, which is also one unit of the
data transfer between the queue scheduler and the global memory. The reads and writes to
the global memory are symmetric, that is, they take the same amount of time.
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Figure 2.1
Schematic of the level-0 queue streaming processor.
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The number of queues on each core is N . A core needs to configure a queue to get
strictly sequential access to a contiguous region in the global memory, called access region
of the queue. The limitations are that the access region of any two queues on any core
cannot overlap at any instant of time, and a queue can be used either for reading or writing
to the access region. Once configured, the core needs to activate the queue to start the data
transfer and deactivate it to stop the data transfer.
The queues serve three purposes. First, a queue provides fine-grained streaming access
to the access region irrespective of the block size of the global memory. Each queue tracks
current position in the access region, which points to the beginning of the region immediately after configuration. Any operation on a queue takes effect with respect to the current
position at the time of the invocation. A read queue provides advance(w) operation that
reads w words from the current position in the global memory and advances it by w words.
A write queue provides push(w,t) operation that writes w words contained in t at the current
position in the global memory and advances it by w words. A queue can be configured for
either forward or backward access to the access region. Second, they hide the latency of
the global memory data access. Each core has ∆0 words of queue buffer that the queues on
the core share. A read queue uses it to store blocks prefetched from the global memory and
supplies the data to the core at word-level granularity (ω0 = 1) as per its demand. A write
queue uses it to accumulate the data generated by the core and eventually writes it to the
global memory in block-level granularity. Third, a read queue provides look-back access
to the data in the global memory using get(lb,w) operation, which supplies w words to the
core starting from the offset of lb words before the current position in the access region.
9

Each read queue uses an additional portion of the queue buffer than that is necessary to hide
the read latency to supply the look-back data to the core. The look-back distance available
to a core is finite due to the finite capacity of the queue buffer. The cost of accessing the
data from the queue buffer is low and uniform (B0 → ∞).
After activation of a read queue, it takes some time to fill the buffer from the global
memory before it can start supplying the data to the core. After deactivation of a write
queue, it takes some time to empty out the buffer content to the global memory. Therefore,
the activation and deactivation incurs an overhead due to the time required to fill or empty
the buffer. The overhead is og units of time. See Section 2.6.2 for the estimation of the
overhead.
The queue scheduler and the global memory provide bandwidth of Bg words per unit
time (called system bandwidth). An individual core can achieve maximum bandwidth of
Bc words per unit time (called core bandwidth) such that Bc ≤ Bg ≤ P × Bc . In other
words, the cores and the queue scheduler have sufficient resources to saturate the system
bandwidth when all the cores are active but not necessarily when only a single core is
active. Therefore, the effective bandwidth when p ≤ P cores are active is Bp = min(Bg , p·
Bc ).
The queue scheduler uses fair scheduling to serve all the queues on the processor such
that a high bandwidth computation on a core does not disproportionately slow down a
low bandwidth computation on another core. It means that the queue scheduler serves a
request from a queue with bounded latency, irrespective of the number of active queues on
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the entire processor. Better the worst case bound, smaller is the queue buffer size necessary
to make the access latency-free (see Section 2.6.1).
Computation on this processor proceeds in a series of steps called Cg -steps. A Cg -step
is represented by a queue streaming kernel. All or a subset of the cores execute the kernel
in following three phases:
1. Initialization. Each core configures and activates required number of queues.
2. Computation. They advance the read queues, read data from their look-back, perform computations on it and push the results to the global memory through the write
queues.
3. Finalization. Each core deactivates all the active queues.

The cores synchronize when all the Cg -queues deactivate, that is, when the Cg -step
finalizes. This mechanism provides implicit synchronization since the cores do not need to
communicate to synchronize. At a coarser level, this model is similar to the BSP model
[91] except that the cores do not communicate with each other. The time slab between the
start and end of execution of a kernel is similar to a superstep of the BSP model without
the communication.
The computation phase could be viewed as a stream of instruction windows. Each
window represents an independent computation that contains a mix of the queue advance
and push operations that initiate interaction with the global memory, and the arithmetic
instructions (including the queue look-back operation) that do not interact with the global
memory. Since the instructions are also treated as a stream, a core can use a queue to fetch
the instructions.
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The level-0 model requires that the assignment of the windows to the cores is determined ahead of the kernel execution (static schedule of execution) since the queue activation and deactivation occurs only in the initialization and finalization phase, respectively.

2.2.1

Estimation of the Execution Time

If we consider the average of the ratio of the arithmetic instructions to the queue operations as a function of the window size, the smallest window size that reflects the bulk
computational intensity of the instruction stream is termed as sustainable window of the
computation. If we denote by C and D the average amount of time spent in executing
the arithmetic instructions and the average amount of global memory data accessed in the
sustainable window, respectively, the ratio

C
D

represents the sustainable computational in-

tensity of the computation. If p cores participate in the execution of the kernel,

pD
C

< Bp

implies that the kernel is compute-bounded, otherwise it is bandwidth-bounded. If V is
the total data read and written to the global memory by the queues on all the cores, the
execution time of the kernel is given by Equation (2.1). The overhead, og , is amortized if
V is large.


t = max

2.2.2

C 1
,
pD Bp


× V + og

(2.1)

Estimation of the Look-back Distance

Since the queue buffer has limited capacity, the look-back distance available to each
read queue is finite. It is necessary to know the look-back distance for determining the
kernel computation schedule. Here, we outline a method for its estimation.
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The queues use part of the queue buffer, let us say ∆0,latency words, to store prefetched or
accumulated blocks that allows them to hide the memory access latency. The read queues
use the remaining part of the buffer to provide look-back access. Section 2.6.1 provides
the estimate for ∆0,latency , that depends on the queue scheduler service time, the burst size
of each queue, the system bandwidth, and the block size of the global memory. Since all
these factors are known in advance of the kernel computation, ∆0,latency can be estimated.
From this, the space available for the look-back access is determined as ∆0,look-back =
∆0 − ∆0,look-back . This space is distributed to the read queues in proportion to the sizes of
their data types. This allows us to determine the look-back distance of each read queue in
terms of the number of values of the queue’s type.

2.3

The Level-1 QSM
In addition to the functionality of the level-0 model, the level-1 model provides a local

memory of ∆l words to each core. Its access granularity is one word (ωl = 1). The cost
of accessing this memory is low and uniform (Bl → ∞). The core explicitly controls the
placement and eviction of data in this memory. It can use the memory to accumulate intermediate results of a kernel computation or to store temporary variables. Since the level-1
model functions similar to the level-0 model, the execution time analysis, the requirement
of the queue buffer size and the queue scheduler are the same as the level-0 model.
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Figure 2.2
Schematic of the level-1 queue streaming processor.
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2.4

The Level-2 QSM
The level-0 and level-1 models assume that it is possible to determine a sustainable

window for a kernel that represents the bulk computational characteristic of the computation (e.g. the computational intensity) so that a load balancing static schedule can be
determined. However, the kernels for which this is not possible, e.g. the kernels for which
the computation time of the windows is unknown or has large variance, a static schedule
can produce large load imbalance. In this case, it is necessary that the cores dynamically
distribute the windows among themselves while the kernel is running. The level-2 model
(see Figure 2.3) provides Ns shared queues, called Cg,s -queues. The cores can use them to
employ centralized or distributed queue work scheduling, provided the region of the global
memory accessed by each window in the instruction stream is determinate and the windows are data independent. The queues provide synchronized, read-only, and sequential
access to the data in the global memory. The cost of the synchronous access to a shared
queue is os units of time.
The structure of a Cg -step of the level-2 model is similar to the level-0 and level-1
models, except a few differences. While the model continues to support activation and deactivation of the exclusive queues (Cg -queues) in the initialization and finalization phases,
respectively, it also allows it to happen in the computation phase. However, a kernel can
activate and deactivate the shared queues (Cg,s -queues) only in the initialization and finalization phases, respectively. Cores synchronize when all the shared and exclusive queues
on the processor deactivate. Therefore, the finalization phase initiates barrier synchronization between the cores. In addition to this, each core has two execution contexts (virtual
15

cores) that equally divide the per core resources such as the queues, queue buffer, and the
local memory among them. The overhead of a context switch is ov units of time.
Each core uses the Cg -queues to access data in the global memory. In the level-0 and
level-1 model, the queues are configured in the initialization phase since the static schedule
provides the extents of the access region for each queue before the computation starts. In
case of a dynamic schedule, the extents are known, but the assignment of the windows to
the cores is unknown. Therefore, a dynamic schedule requires cores capable of configuring,
activating, and deactivating the Cg -queues during the computation phase while the extents
for the configuration are read from the Cg,s -queues that are configured in the initialization
phase.
While the dynamic scheduling can use a much finer granularity (e.g. window level
granularity) for better load balancing, it results into excessive overhead from the synchronized access to the Cg,s -queues and the activation/deactivation of the Cg -queues (combined
overhead of os + og ) during the computation phase. Therefore, the dynamic schedule has
to trade-off load balance with the overhead by agglomerating consecutive windows into
chunks. Even with an optimal trade-off, the computation has to bear the overhead. The
two execution contexts allow enough parallel slackness for overlapping the overhead with
the computation. A perfect overlap requires that each chunk has enough computational
cost to hide the overhead. That is, Cchunk + ov & os + og . Though more than two contexts
provide better parallel slackness, they further divide the resources on the core (such as the
queues, queue buffer) that are already limited due to the limited chip area.
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Figure 2.3
Schematic of the level-2 queue streaming processor.
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A centralized work-queue scheduler requires only a single Cg,s -queue for all the cores.
Each core picks next available chunk from the queue, configures and activates required Cg queues, performs computations, deactivates the Cg -queues, and repeats the process until
the Cg,s -queue is empty. A distributed work-queue scheduler requires one Cg,s -queue per
core. Each core executes the chunks from its own shared queue until it is empty. After
that, it tries to steal chunks from the other cores until there are no chunks left in any of the
shared queues.
The execution time of the kernel is determinate if the computation time of each window
is determinate. Since a dynamic schedule is used when the kernel is compute-bounded, the
computational cost of a chunk i is given by, Cchunk,i =

Pi e

k=is

Ck units of time, where the

chunk contains windows in the range [is , ie ]. The time required to execute the chunk is
given by, tchunk,i = max ((Cchunk,i + ov ), (og + os )). The total execution time of a kernel
on a level-2 model can be determined from the particular dynamic scheduling algorithm it
uses.

2.5

The Level-3 QSM
A large application that uses the QSM consists of multiple kernels arranged as a di-

rected acyclic graph (DAG). The edges in the graph represent data dependency between
the kernels. Any topological order of the nodes in the DAG gives execution schedule
of the application for a QSP. However, the schedule may require a large amount of data
transfer between the queue buffer and the global memory due to the producer-consumer
relationship between the kernels. Fusion of the kernels can lower the cost by eliminating
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storage of the intermediate streams in the global memory provided the processor has a high
bandwidth, large capacity memory (larger than the local memory) for their storage. Even
if the memory does not have capacity large enough to store the intermediate streams, the
computation can be staged in blocks (by partitioning the input and output streams of the
fused kernel) to accommodate for the limited capacity.
For this purpose, the level-3 model provides an additional layer of queues, queue buffer
and queue scheduler as shown in Figure 2.4. The M1 buffer has capacity of ∆1 words,
bandwidth of B1 words per second, and block size of ω1 words. Usually, ∆0 < ∆1  ∆g
and B0 > B1 > Bg since the buffer is closer to the cores compared to the global memory
but farther than the M0 buffer. A fused kernel would reduce the bandwidth cost if it stores
the intermediate data in the M1 buffer instead of the global memory.
An M0 queue (shared/exclusive) accesses data in the M1 buffer through the M0 queue
scheduler. Similarly, an M1 queue accesses the data in the global memory through the
M1 queue scheduler. An M0 queue can access data in the global memory by cascading
with an M1 queue. If an exclusive M0 queue is configured to access data in the global
memory, it is called as a Cg -queue. If it is configured to access data in the M1 buffer, it
is called as a C1 -queue. Similarly, if a shared M0 queue is configured to access data in
the global memory, it is called as Cg,s -queue. If it is configured to access data in the M1
buffer, it is called as C1,s -queue. In this text, C1{,s} -queues refers to the C1 -queues and the
C1,s -queues, and Cg{,s} -queues refers to the Cg -queues and the Cg,s -queues.
The level-3 model expands the computational structure of the level-0 and level-2 model.
It consists of one or more C1 -steps nested in a Cg -step. Each step has the initialization,
19

computation and finalization phases. The initialization and finalization phase of the Cg -step
activate and deactivate Cg{,s} -queues, and that of a C1 -step activate and deactivate C1{,s} queues, respectively. The cores synchronize when the Cg -step finalizes, that is, when the
Cg{,s} -queues deactivate. They also synchronize when a C1 -step finalizes, that is, when the
C1{,s} -queues deactivate. The overhead of activation and deactivation of the C1{,s} -queues
is o1 and that of the Cg{,s} -queues is og units of time. The overhead of synchronized
access to a C1,s -queue or a Cg,s -queue is os units of time. The level-3 model imposes the
restriction that all the C1{,s} -queues deactivate before all the Cg{,s} -queues deactivate. The
restriction automatically nests the C1 -steps inside the Cg -step. The nested structure also
implies that the C1 -steps can use the Cg{,s} -queues. This computational structure is similar
to the hierarchical computation structure of the Multi-BSP [92] model.
For the M1 buffer, ω1 < ωg . That is, the M1 buffer has a smaller block size compared to
the global memory. An advantage of this is that the M0 buffer requires a smaller capacity
to make the data access latency-free since it depends on the block size of the next level
of memory, that is, the block size of the M1 buffer in this case. Also, the M1 buffer can
tolerate the larger block size of the global memory since it has a larger capacity compared
to the M0 buffer.
The execution time of a level-3 queue streaming kernel is determined by summing
the execution time of the Cg -step and the nested C1 -steps. The cost analysis should use
appropriate bandwidth for the C1 -steps. If a C1 -step uses only the C1 -queues, the effective
bandwidth is Bp = min(B1 , p · Bc ). If it also uses one or more Cg -queues, the effective
bandwidth is Bp = min(Bg , p · Bc ).
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Figure 2.4
Schematic of the level-3 queue streaming processor.

21

The M0 buffer space required to make a C1 -queue data access latency-free is determined using the block size and bandwidth of the M1 buffer, and the worst case service
time of the M0 queue scheduler. However, for a Cg -queue, it is determined using the
block size of the M1 buffer, the worst case service time of the M1 queue scheduler, and
the bandwidth of the global memory. From these estimates, the look-back available to a
computation can be determined. In contrast to the M0 buffer queues, the M1 buffer queues
do not use the additional space for the look-back. Instead, a computation can use it to store
intermediate results.

2.6

Management of Queued Access in the QSM
Unlike the scattered access, which may incur latency for each individual access, the

queued access of the QSM incurs the overhead once. Then each access from the queues
is latency-free. In other words, we can also say that the queues amortize the overhead.
In this section, we will highlight the characteristics of the queue, queue buffer, and queue
scheduler necessary to achieve the latency-free data access and also show way to estimate
the look-back distance and the overhead.

2.6.1

Queue Scheduler Policy and Queue Buffer Capacity

One of the purposes of the queues is to provide latency-free access to the data in the
global memory. Since they work independently of one another, they simultaneously generate data access requests. However, the queue scheduler serializes the requests because
the link between the queue scheduler and the global memory can serve only one request
at a time. The queues require sufficiently large buffer to hide the data access latency. The
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required size of the buffer, in turn, depends on how promptly the queue scheduler can serve
the requests. Thus, it is related to the scheduling algorithm used by the queue scheduler.
In this section, we highlight the relationship between the two and specify the characteristic
of the queue scheduler essential to hide the latency.
To hide the memory access latency, the queues need to saturate the link between the
global memory and the queue scheduler. This happens when the aggregate rate of data
access by the cores is greater than or equal to the memory throughput. Therefore, for
this analysis, we assume that the computation is bandwidth-bounded. We use the level-0
model for this analysis which has only two levels of memories - the M0 buffer and the
global memory. However, the results are expandable to the level-3 model with more than
two levels of memories.
A core uses advance(w) or push(w,t) operation of a queue that triggers access to the
global memory. These operations cause an instantaneous surge in the data access demand.
While these instructions for the queue could be distributed throughout the sustainable window, the worst surge happens when they are clustered at the beginning or end of the window. Let Di,max ; i = 1, ..., N , where N is the number of queues on a single core, be the
total data access demand of all the clustered requests of the queue qi , also called as burst
size of the queue. We will use this worst-case limit to analyze the buffer size of the queue
required to hide the data access latency. Let us assume that the queue qi uses ni ≥ 1 blocks
(=ni ωg words) of space in the queue buffer on the core to hide the latency. Let us assume
that each queue initiates data access request as soon as the buffer has enough space to perform at least one block of data access. This would happen when the core calls advance(w)
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or push(w,t) operation on the queue. Also, the number of blocks it would request is at
m
l
Di,max
most ωg . At this point, the amount of buffer space available to the queue for further
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Hence, the least buffer size (in terms of the number of blocks) required for the queue i
to hide the latency is given by Equation (2.3).





Bp Di,max Di,max
Di,max
ni = τ i
+
+
pDmin ωg
ωg
ωg

(2.3)

This shows that the buffer size required for each queue to hide the latency is bounded
l
m
D
as long as the time required to serve the ωi,max
blocks of data from the global memory
g
is bounded. This makes the schedules such as those belonging to the class of round robin
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(RR) [83], virtual clock [98], fair queuing (FQ) [29, 13] etc. suitable candidates for the
queue scheduler policy, but not a schedule such as first-come-first-serve (FCFS) since it
may provide unbounded service time to the queues that make infrequent requests. Note
that the first-ready first-come-first-serve (FR-FCFS) [80] DRAM specific schedule reduces
to simple FCFS schedule for this model since one block in this model is the same as a
row buffer of the DRAM. Better the worst-case bound for τi , smaller is the buffer size
requirement. For a homogeneous kernel, this relation reduces to Equation (2.4).
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(2.4)

For simple round-robin scheduler, τi is given by Equation (2.5).
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(2.5)

In this case, the queue buffer size on a single core required to hide the latency is given
by,
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In general, Equation (2.7) gives the total queue buffer size. The read queues use the
excess space of ∆0,look-back = ∆0 −∆0,latency words for the look-back access. It is distributed
among them in proportion to the size of their value types so that they can provide the same
look-back distance (in terms of the number of instances of the value type) to the kernel
computation.

∆0 = ∆0,latency + ∆0,look-back

2.6.2

(2.7)

Estimation of the Queue Overhead

The cost analysis of a queue streaming computation takes into account the overhead of
activation and deactivation of Cg - and C1 -queues. The overhead of a read queue is due to
the time required to fill the M0 queue buffer before it can start supplying the data to the
core. For a write queue, it is due to the time required to empty the buffer content. The
overhead of a Cg -step is og , and that of a C1 -step is o1 . The overhead depends on the
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number of read and write queues used by the computation per core, the burst size of each
queue, and the number of cores that take part in the computation.
Let us assume that Qr,g is the set of read queues and Qw,g is the set of write queues of
m
l
D
blocks
a Cg -step. As described in Section 2.6.1, a read queue qi ∈ Qr,g requests ωi,max
g
of size ωg words each time it has enough space in the M0 or M1 buffer to store the fetched
data. After activation of the read queues, the cores cannot begin the computation until each
read queue on each core has obtained at least the data of the first request from the queue
scheduler. The cores also halt after the finalization phase until data in all the Cg -writequeues is flushed to the memory. Each Cg -write-queue qi ∈ Qw,g uses ni blocks of the
M0/M1 buffer space. Let us assume that p cores take part in the computation. Then, the
total overhead is given by Equation (2.8).
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min(Bg , p · Bc )

Similarly, the overhead of a C1 -step is given by Equation (2.9). Here, Qr,1 and Qw,1
are the sets of C1 read and write queues, respectively.

p · ω1
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(2.9)

Extensions of the QSM
Even though the QSM primary describes memory access semantics, it is possible to

extent it to include various types of parallelism, synchronization, and multilevel memories.
In addition to this, the model is minimal so that it can be combined with the functionality of
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traditional cache based systems as a special mode of operation. In this section, we describe
possible extensions of the QSM that provide additional features on top of the base model
features.

2.7.1

Core Level Parallel Features

The model does not specify the capabilities of the core, but modern systems will be
composed of cores that utilize the pipeline and vector (SIMD) parallel execution modes.
Both the forms of parallelism will share the M0 buffer, and the instructions will have to be
scheduled to exploit this parallelism. A straightforward way to schedule this parallelism
is to interleave a number of virtual instruction streams so that sufficient consecutive accesses to memory are guaranteed to be independent. This naive approach may squander
the valuable local high-speed memory resource, reducing opportunities for data reuse. In
cases where the computation is severely bandwidth limited, it may be more productive to
limit the core parallelism in order to increase data reuse. In addition, more sophisticated
scheduling policies can be used that can take advantage of the implicit synchronization
implied by the core internal parallelism.
In case of the pipeline parallelism for static applications, an offline scheduler can reorder operations in an instruction stream in order to improve pipeline utilization, similar to
what would be performed by a dynamic out-of-order execution hardware. When the stream
does not have sufficient parallelism to fully hide pipeline latencies, a small number of virtual instruction streams may be interleaved to achieve a balance between computational
performance and utilization of the local high-speed memory resources.
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For SIMD parallelism, the instruction stream can again be reordered to exploit vector
instructions. In this case, each SIMD lane operates on different data items with the same
operation, which provides an inexpensive (both in terms of power and chip area) way to
boost the computational throughput of a core. On a QSP, the SIMD lanes share the M0
buffer and the queues. That is, the advance and push operations on the queues are performed on behalf of all the SIMD lanes. Theoretically, the lanes can access any data in the
local memory and the look-back buffer. However, practical considerations on the design
of the memories require a banked access. In this case, the SIMD lanes that access data
from the same bank produce conflicts that reduce performance and make the execution
time unpredictable if the conflicts are not resolved with a static schedule. In addition to
this, the SIMD lanes should provide an inexpensive way to permute the data they own in
their registers. A flexible permutation allows the lanes to form producer-consumer relationships between them and avoid the need to access the local memory. Ultimately, such
schedules would be able to make better use of the look-back and local memory to compress
bandwidth through data reuse.
Ultimately the management of the core internal parallelism can be seen as an issue that
is orthogonal to the overall queue streaming strategy: Logically the core computations are
independent of one another and cores access main memory through a set of queues.

2.7.2

Fine Grained Synchronization

The QSM requires that the cores synchronize whenever all the queues that access data
from a level of memory (e.g. C1 -queues or Cg -queues) deactivate. A motivation for this ar29

rangement is to avoid expensive cache coherency that is required to simulate a fine-grained
synchronization. This makes the hardware simple to design and implement. However, in
an advanced schedule, it may be necessary to synchronize a subset of the cores. The QSM
can be extended to support the fine-grained synchronization by allowing computations to
group a subset of queues so that whenever all the queues in a group deactivate, all the cores
that use them synchronize.

2.7.3

Multi-level Memories

The level-3 model could be extended by having more than two levels of the queue
buffers (with associated queues and queue scheduler), each with a larger capacity and block
size compared to the previous level, and corresponding nested steps in the computational
structure. This structure would produce a further reduction in the bandwidth cost of an
algorithm compared to the level-3 model.

2.7.4

Emulation on a Cache-based Processor

The proposed programming model, at least without significant software support infrastructure, will not be able to support traditional multi-threaded programming models.
As a result, this could present a barrier to adoption. However, the features documented
in this model can be simulated on modern cache-based systems by making the hardware
prefetchers, cache replacement policies, and memory controller aware of the queue based
memory accesses. Such a system would allow for the implementation of bandwidth optimized queue streaming computations without necessarily abandoning existing software.
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The work in [100] shows some promise in this direction. It indicates that on at least one
Intel R processor, the QSM is implicitly supported in a limited form.
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CHAPTER III
RELATED WORK

3.1

Introduction
Even though frequency scaling readily boosts computational throughput of a processor

without requiring algorithmic changes to programs, it is limited by the power wall. In addition to this, the architectural innovations such as instruction level parallelism (ILP), pipelining have limited scaling due to limited parallelism in instructions and frequent branching.
Also, the gap between computational rate and the data access rate have been growing exponentially each year [66, 67] which causes frequent stalls in the execution of a low computational intensity computation. These trends have compelled processor and algorithm
designers to pursue innovative ways to improve computational throughput and reduce the
data access cost of programs. This section provides an overview of the previous as well as
current architectural designs that aim to improve computational throughput and/or reduce
power dissipation and/or reduce data access cost.

3.2

Stream Programming
Thies et al. [88] have enumerated general characteristics of a stream program. At a

high level, it can be viewed as a data centric style of programming that consists of kernels that define computations and streams that define flow of data between the kernels. A
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kernel performs the same computation on the records it consumes from its input streams
and produces resulting records to its output streams. A stream consists of a sequence of
records and serves as a first-in-first-out (FIFO) queue between the kernels it connects, that
is, records produced by the predecessor kernel to the stream are consumed by the successor
kernel in the same order. Many multimedia applications such as three dimensional graphics
processing, digital signal processing, audio/video encoding/decoding etc. can be naturally
expressed as stream programs.

3.2.1

Parallelism Opportunities in a Stream Program

Stream programs make the communication and dependency between the kernels explicit. Also, each kernel has abundant data parallelism. This makes them amenable to
extracting parallelism in three dimensions - task, data and pipeline [37].
Task parallelism: It comes into picture when two kernels do not have data dependency
between them, that is, output of one kernel is never consumed by the other kernel, either
directly or indirectly. They are in separate branches of the stream graph. Task parallel
kernels can be scheduled for simultaneous execution on different processing elements,
with possible synchronization at the beginning and end of their computation, which may
cause some overhead as well as load imbalance. Granularity of the computation remains
invariant under this parallelism.
Data parallelism: When a kernel has no dependency between computations of consecutive records, it can be implemented using data parallelism. An essential characteristic of
such a kernel is that it must be stateless. Its scheduling is achieved by executing different
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instances of the kernel on different processing elements such that each instance works on
a disjoint portion of the input and output streams. Data parallelism is also well suited for
vector processing.
Pipeline parallelism: This parallelism can be applied in situations where kernels are
directly connected to one another. This form of connection is also termed as producerconsumer relationship. Parallel schedule in this situation involves mapping clusters of producers and consumer on different processing elements and using on chip interconnection
to transfer data between them. This parallelism improves data locality and lowers bandwidth and buffering requirement. The kernels may have a state in this case since each one
executes sequentially. This approach, however, has disadvantages such as overhead due
to synchronization between producers and consumers, throughput dominated by slowest
running kernel, and load imbalance.

3.2.2

Streaming Processors

Streaming applications have abundant data, task and pipeline parallelism and sequential
data access pattern which makes them suitable for effective utilization of a large number
of ALUs and streaming memory system. A general purpose processor relies on reactive
hardware such as out-of-order engine, instruction parallelism, branch prediction unit, simultaneous multithreading and cache system to lower the cost of scattered data access.
Though suitable for any general computation, the reactive hardware is superfluous for performance improvement in the context of streaming computations. Moreover, the reactive
systems have unpredictable cost due to lack of prescriptive control. The unpredictability
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is undesirable for streaming applications such as video encoding/decoding since they often need to process data in a fixed time frame. Thus, the features that make the general
purpose processors attractive for irregular computations are performance limiting factors
for streaming applications. Hence, special purpose streaming processors were developed
exclusively for streaming applications that could provide higher parallelism, lower power
consumption and predictable execution time. Following is a review of some of the prominent streaming architectures.

3.2.2.1

Imagine

The Imagine coprocessor [53, 55] provides explicit hardware support for the streaming
model of computation. It is connected to a general purpose processor that coordinates its
activities. The coprocessor consists clusters operated in lock-step by VLIW instructions.
Each cluster has a local register file (LRF), a scratchpad memory and a communication unit
in addition to ALUs. The communication unit allows the clusters to transfer data between
them. All the clusters are connected to a stream register file (SRF) that is connected to a
SDRAM through a streaming memory system. The SDRAM, SRF and LRF form a hierarchy of memory bandwidth with each level providing approximately an order of magnitude
more bandwidth than the previous level. The rich communication network between the
clusters and the lock-step execution of the clusters make the Imagine coprocessor capable
of achieving pipeline parallelism without incurring any synchronization cost.
The coprocessor provides support for conditional streams. Conditional streams [52] allow independent routing of data from input streams to output streams for each cluster. The
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routing decision depends on a condition that is evaluated by each cluster locally. Therefore, the clusters operate independently while still achieving variable rate of consumption
and production of data. This appears to be an extension of the selectors and distributors in
the data flow programming model [25] for SIMD execution.

3.2.2.2

Merrimac

Merrimac [24] improves the design of the Imagine coprocessor primarily in two ways.
First, it allows indexed access to SRF. The indexed access generates a new stream that
is again stored in SRF. This allows scattered access to the high bandwidth SRF memory.
Second, the processor can be used to build a multi-chip system that can use high-radix interconnection network between the processors. Thus, it is possible to build a high capacity
stream processing cluster from Merrimac processors.

3.2.2.3

Cell Broadband Engine

Cell Broadband Engine (Cell BE) [38] is a heterogeneous multiprocessor that has a
general purpose processor called Power Processing Element (PPE) to handle general purpose computing and multiple Synergistic Processing Elements (SPE) that handle bulk of
data parallel computations. The PPE also coordinates the SPE activities. PPE and SPE
share the virtual address space which means that the addresses generated by the PPE can
be directly used by SPE. SPE consists of Synergistic Processing Unit (SPU) and Synergistic Memory Flow Controllers (MFC) which allows a SPE to execute computations and
data transfer independently. Each SPE is a SIMD capable, in-order processor with a local
memory for both instructions and data. While this saves power dissipation, programming
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SPEs requires static instruction scheduling and register allocation to make best possible
use of their resources. The SPUs can also issue data transfer requests to MFC and check
status of the requests to synchronize. The data delivered by MFC is stored in the local
memory of the SPU. It facilitates bulk contiguous or non-contiguous data transfer between
the local and the main memory. It also provides interconnection between the SPEs and
atomic operations on data shared between SPEs and the PPE.
The Cell BE architecture supports parallelism at various levels. Apart from the data
parallelism of SIMD units and instruction parallelism due to multi-issue execution engine,
they also support thread-parallelism due to multiple SPEs on them. Memory parallelism is
inherent in the asynchronous operation of the SPU and MFC. However, to avoid instruction
stalls, data load requests need to be statically scheduled in advance.

3.2.2.4

Raw Architecture

Raw is an acronym for Reconfigurable Architecture Workstation. A Raw microprocessor (RawµP) consists of an array of processing elements. Each processing element is
a RISC style processor with a local memory for instructions and data. The local memory is managed exclusively by compiler and software. Each processing element also has
a programmable switch that supports static or dynamic routing between the processing
elements. The switch enables single cycle message transmission and reception. The processing element and the network switch have separate instruction memories that allows
them to operate independently. The programmable switch enables pipelined point-to-point
communication between any two processing elements. The Raw processor can be used
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to extract data, task, pipeline as well as instruction parallelism owing to the fine granularity of the processing elements. The interconnection between two neighboring tiles
allows transfer of register data between them at the same speed as accessing a local register. Therefore, the tiles can also be configured for scheduling instruction level parallelism.
The high speed interconnect also alleviates the issue of small register space as it enables
sharing of the register files between the processing elements. The raw processors can also
be used effectively for data parallelism due to independent tiles and pipeline parallelism
due to high interconnect bandwidth.

3.2.3

Streaming Languages

Traditional programming languages such as C provide an expression that is neutral to
the target hardware as long as it conforms to the von Neumann architecture (for example, an architecture that has a program counter, arithmetic operations and global memory
storage). But they do not capture semantics of a stream program. Therefore, compilers
for these languages also loose optimization opportunities and parallelism implicit in the
description of a stream program. This is the motivation for developing languages and compiler technology that are targeted specifically towards streaming applications. This section
briefly surveys work in this area.

3.2.3.1

StreamC and KernelC

StreamC and KernelC programming languages were developed to program the Imagine processor [79, 54]. Two levels of programs are necessary in this approach. A stream
level program is written using StreamC. It runs on the host and coordinates activities on
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the Imagine processor. The kernel level program is written in KernelC and it runs on the
Imagine processor. Instructions written in the KernelC program are executed by all the
clusters simultaneously in lockstep manner. Therefore, all the programming constructs
(such as loops) need to adapt explicitly. KernelC programs can only operate on the data in
local register files, scratchpad, at the head of the input streams and at the tail of the output
streams. Though all the clusters execute same instruction at a time, they can operate on
different elements in the scratchpad and their local memory, offset of which is often calculated independently by each cluster. KernelC programs also support conditional execution
paths using either select operation or conditional streams. The select operation allows each
cluster to independently evaluate a condition and use its result to determine whether to
access SRF data or not. This approach is inefficient if the nested levels grows. To alleviate
this situation, the processor and KernelC language support conditional streams [52] that
allow each cluster to conditionally access SRF data at the same time.

3.2.3.2

StreamIt

StreamIt [88] provides a language and compiler infrastructure for writing, compiling
and mapping stream programs to a wide variety of architectures including grid based hardwares such as the Raw machine [96], general purpose uniprocessors, multi-core processors
and clusters of workstations. In StreamIt terminology, a kernel is called a Filter that
has one input stream and one output stream. It specifies a single unit of work which is
repeatedly executed for each set of input records. A Filter consumes and produces data
to the streams at a fixed rate known at compile time. A Filter is connected to other
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filters through the input and output streams that work as FIFO queues. This composition
is specified in a hierarchical manner using a combination of Pipeline (for generating a
sequence of filters), SplitJoin (for specifying independent filters that split from a common stream and merge to a common stream) and FeedbackLoop (for creating a cycle)
constructs. These constructs give programmers a way to express a stream computation as
a graph. While this seems like a compile time composition, StreamIt also provides a way
to change the graph configuration at runtime using reinitialization messages. In addition
to this, StreamIt also provides a point-to-point and broadcast messaging mechanism that
a Filter can use to pass low volume irregular control information to other Filters.
Overall, StreamIt provides a programming style that allows static composition of streaming
kernels with occasional dynamic change in the structure and one-to-one correspondence
between the records of input and output streams.

3.2.3.3

RaftLib

RaftLib [12] is a C++ template framework and a runtime system that provides streaming semantics for program development. The resulting programs are capable of running on
multi-core shared memory platforms as well distributed memory platforms. The communication between the kernels is achieved via FIFO queues. Read streams allow a sliding
window type sequential access to the incoming data while the write streams allow sequential writes of results of the computations. The queues are simulated using various types
of buffers such as shared memory, heap allocated memory or TCP link depending on the
mapping of the stream kernels to available compute resources. The runtime system auto40

matically performs scheduling and mapping of the computations to available computing
resources. It also collects performance data that is used to dynamically adapt the scheduling decisions. In addition to this, the framework provides various knobs for users to control
computation graph partitioning, mapping of kernels to the compute resources, scheduling
of computations for temporal execution, buffer sizes and in-order/out-of-order processing
of stream elements.

3.2.3.4

Brook

Though Brook [19] was designed as a programming language for streaming processors (such as Merrimac processor [24]), it is hardware portable. Its implementations for
GPUs (NVIDIA and ATI) and CPUs were also created. Brook is an extension of C language and it requires a compilation and runtime system to map the computations to target
hardware. The language has predominantly three abstractions - streams, kernels and reductions. Stream is a collection of values of same type that can be processed in parallel.
It can have more than one dimensions. In this regard it is similar to C array but without
explicit definition of data layout. This allows implementation to use suitable layout for
target hardware. Also, it can be accessed only from Brook kernels. A Brook kernel can
have one or more input and output streams. Body of the kernel defines computation that is
applied to each element of its input and output streams. Streams that a kernel takes can be
either input, output or gather streams. A gather stream allows arbitrary indexing into the
stream elements and they can be used only for read access. A kernel can also perform inplace operation on streams. A brook program consists of invocation of the kernel functions
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one after another. The brook runtime system automatically schedules the computations on
target hardware.

3.2.4

General Purpose Processor Enhancements for Streaming

Although, the general purpose multi-core processors do not provide the kind of support
for stream programs that the stream processors provide, they are more likely to be used for
a computing system due to their capability to execute a much wider variety of algorithms.
In addition to this, even if a streaming processor is available, it is likely to be used as a
coprocessor to a main general purpose processor with its own memory space. This arrangement results into significant overhead of the data transfer between the processor and
the coprocessor memory spaces. Therefore, it is desirable to embed support for streaming
within the architecture of a general purpose processor without significant alterations to its
existing established architecture.
Gummaraju et al. [39] suggested minimal architectural modifications to the general
purpose processors. Their adaptation involves gather-compute-scatter style of stream computation, where data is gathered from the main memory into local memory (LM) asynchronously by a stream-load-store (SLS) unit, computations are performed on the data
in LM and results are scattered asynchronously to the main memory using the SLS unit.
This arrangement requires all stream programs to use double buffering in LM for all their
streams in order to allow asynchronous transfer of data. While computations are being
performed on the data in one buffer, the data in the other buffer can be asynchronously
bulk loaded/stored by the SLS unit. Their adaptation used L2 cache as LM by mapping a
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carefully chosen portions in the main memory to the associativity of the cache. Automatic
eviction of the data in the LM is avoided using cache control bits. This arrangement uses
some of the ways of the L2 cache for the LM and remaining for the temporal data. The
SLS units sits between the main memory and LM for the bulk transfer. It is a modification of the speculative hardware prefetchers on a general purpose processors such that
they can be explicitly programmed in one of the predefined modes such as strided, indexed
and scatter-add. An address generation unit (AG) generates virtual addresses necessary to
support these access schemes and does that at a rate enough to saturate the main memory
bandwidth. The asynchronous data transfer also required two synchronizations between
the processing units and the SLS unit, once while issuing the request for the bulk transfer
and then on completion of the bulk transfer. For SIMD execution on records, same field’s
values from consecutive records are required in packed form. The AG uses an alignment
buffer to automatically perform the packing before transferring the data to the LM. The
GPP architecture showed significant speedup for compute and memory intensive streaming applications on a cycle accurate simulator.

3.3

Data Flow Model
A concept related to streaming, called data flow models [26], was actively researched

in 1960s and 1970s. This research direction was a result of the need to improve computational throughput of contemporary processors that could execute only one instruction
at a time. Karp and Miller [56] described a graph-theoretic model, called data flow, for
expressing a program. In this model, instructions are represented by nodes and data depen43

dency between the instructions is represented by arcs joining the nodes. The model could
give a schedule that would allow simultaneous execution of multiple instruction provided
a capable hardware is available. Dennis and Misunas [31] proposed an initial computer
architecture for executing a data flow program. The nodes in a data flow graph are mapped
to processing elements which are connected to each other to facilitate flow of data according to the graph. The term data flow is due to the flow of data from one functional unit to
another. This is in contrast to control flow models (e.g. von Neumann based architectures)
where a control stream flows to a processing element which then operates on data that is
stationary in the global storage. Later, other data flow architectures and their implementations were also developed. See e.g. [27, 76]. However, these architectures could not gain
traction due to high overhead resulting from instruction level granularity they operated
on. A detailed survey of historical development of the data flow architectures and related
programming languages is given in [51]. Nevertheless, the concept of data flow model is
very useful for media processing applications. It can be seen as a very specific form of the
general notion of stream computation.

3.4

Decoupled Access-Execute Architecture
A decoupled access/execution (DAE) architecture was proposed in [85]. The paper

identifies various factors that increase the cost of data access in contemporary processors
such as virtual memory, protection methods, cache coherence (in case of multiprocessors),
address computation, array index manipulation etc. To diminish the effects of increased
data access cost, the DAE architecture employs two processors, one for data access (called
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A-processor) and another for computations (called E-processor). The A-processor is responsible managing all the data access to and from the main memory and address computation. The A-processor and the E-processor synchronize through two separate FIFO queues:
Access to Execute Queue (AEQ) and Execute to Access Queue (EAQ). The A-processor
fetches data from the main memory and places it in the AEQ. The E-processor reads data
from this queue, performs computations and places the results in the EAQ. Meanwhile, the
A-processor computes the store address and buffers the store request in a Write Address
Queue (WAQ) without waiting for the data from the EAQ. As soon as the data becomes
available in the EAQ, it is paired with the store requests waiting in the WAQ and sent to
the main memory. This organization decouples the data access from the computations. If
sufficiently large buffers are provided for the AEQ, EAQ, and WAQ, it is possible to run
the A-processor ahead of the E-processor in the instruction sequence. This allows the computations to run faster because the data access overlaps with the computations. The authors
suggest several enhancements to the architecture.
A-processor computations: If the A-processor can perform few computations it does
not have to wait for data from the E-processor, thus allowing it to run ahead of the Eprocessor.
Read-after-write data access: Another enhancement they suggested deals with readafter-write operation sequence. Since the A-processor fetches data in advance, it is possible
that a load instruction to an address is issued before the E-processor gets a chance to
produce a result that is intended to be written to the same address. This can produce
semantic errors in the execution. A solution the authors proposed to alleviate this situation
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is to compare the load address with the addresses in the WAQ. If a match is found, the load
and all subsequent loads are halted. They are resumed when the matched load request is
resolved and served.
Branch instructions: To coordinate the A- and E-processor over branches in a program
they have branch queues to the opposite processor. These are called as A to E branch queue
(AEBQ) and E to A branch queue (EABQ). The branches in the code are evaluated by one
of the processor and the result of the evaluation is pushed to the tail of the branch queue
to the opposite processor. The other processor uses Branch From Queue (BFQ) instruction
to read the branch outcome and takes necessary actions. It is preferable to have as many
branch evaluations on the A-processor as possible so that it does not depend on the Eprocessor and can run ahead of the E-processor. This also allows the E-processor to reduce
the delays associated with fetch and decode since the branch outcome is already evaluated
from the A-processor.

3.4.1

DAE vs Superscalar Cache-based Processor

As pointed in [32], the DAE architecture bears many similarities with an out-of-order
superscalar processor. The queues and the A-processor in the DAE provides functionality similar to the techniques such as register renaming, multiple execution ports, branch
prediction etc. found in a superscalar processor. However, the DAE architecture is much
simpler and cost effective. It consistently outperformed a superscalar processor as shown
in the study [32]. Also, to hide larger portion of memory latency, the queue length can
be increased easily. To achieve the same effect in a superscalar processor requires larger
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instruction window that complicates the analysis required to detect instruction parallelism
and consumes larger chip area.
In Reference [59], the authors compared performance of a DAE architecture with a
cache-based single processor. They found that the caches provide bandwidth compression
by utilizing the temporal locality that the queue based access in the DAE architectures
cannot. Hence, a cache system with careful data staging is essential for reducing the data
access cost.

3.4.2

DAE vs QSM

The DAE architecture is similar to the QSM architecture in that the data input and output operations are facilitated through queues. The A-processor and the AEQ and EAQ bear
similarities to the queues used in the QSM. However, there are some important differences.
First, even though the DAE architecture aims to reduce the data access latency by running the A-processor ahead of the E-processor, it does not guarantee that the data access
will be latency free. This is because the A-processor depends on the program branch outcomes to determine the load addresses. Not all branches are evaluated on the A-processor.
Hence it depends on the E-processor to resolve the branches, which would cause it to halt.
In addition to this, the read-after-write operation sequence would cause the A-processor to
halt until the match condition is resolved. Therefore, it is possible that the computations
may experience some data access latency irrespective of the queue lengths. Moreover,
since the DAE architecture allows scattered data access, it would still incur latency due to
scattered data access irrespective of the queue length. It would also incur energy cost due
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to lower DRAM row buffer usage. In contrast to this, the queues in QSM amortize the data
access latency provided the access region is large enough. Also, the resulting access to the
DRAM uses entire row buffers. This provides highest time and energy efficiency of the
data access.
Second, even though the DAE architecture was proposed with the intent of decoupling
data access from execution, dependency exist between the A- and E- processors. The
dependency makes it hard to determine execution time of a computation since it causes
variability in the data access latency. In contrast to this, the queues in the QSM do not stall
since they do not depend on the execution. Thus, the QSM truly decouples data access
from execution. This decoupling makes the computational cost orthogonal to the data
access cost. Therefore, the QSM allows accurate estimation of true execution time of a
QSM algorithm.
Third, the queues in DAE do now allow look-back access. Therefore, the E-processor
cannot reuse the data, wasting the energy and time that was spent in fetching it from the
main memory.
Fourth, the QSM level-3 model and associated program transformations provide a
means for programs to use the high speed memories that are close to the cores for bandwidth compression. This is similar to staging data on a cache-based processor to avoid
thrashing. Use of the hierarchical memory structure is important for reducing the bandwidth cost. In addition to this, in a level-3 QSP, the access to the data in any memory level
is also queue-based, thus maintaining highest time and energy efficiency at all levels of the
memory hierarchy.
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Finally, the DAE allows scattered data access. This retains existing programming semantics. QSM programs require algorithmic transformations to conform to the data access requirements imposed by the model. However, these types of changes are anyways
required for achieving performance on cache-based multi-core reactive processors and accelerators.

3.5

Cache-based Multi-core/Multi-context Processors
Modern processors use a hierarchical cache that reduces the effective latency of data

access. Applications need to use cache blocking to benefit from the cache. It involves
progressive partitioning or agglomeration of the computational tasks into chunks such that
the working set of each chunk fits in some level of the cache. Larger than the optimal chunk
size causes cache thrashing, increases the effective latency, and degrades performance.
Smaller than the optimal chunk size also degrades performance due to the increase in the
chunking overhead that results from chunk scheduling [14], duplication of the data and
computation at the chunk boundaries [30], read-after-write coherency traffic between the
core private caches [14]. The amount of data movement across different levels of the
memory hierarchy (a.k.a. cache complexity) is used to measure the effectiveness of a
cache blocking strategy since lower cache complexity implies better execution time when
the execution time is dominated by I/O cost. Therefore, many models of computation focus
on determining cache complexity of algorithms on a cache-based processor. They differ in
the type of assumptions they make about the operation of the cache.
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The red-blue pebble game [49] targets architectures that have a limited-capacity fast
memory, an unlimited-capacity slow memory, and a single processing element. The external memory model [5] considers that the data transfers between the memories in blocks.
The parallel disk model [94, 93] considers parallel access to the external memory units
by either a single processor or network-connected processors. Memory hierarchy game
(MHG) [81] extends the red-blue pebble model [49] to unicore processors with multiple
levels of cache. The model assumes blocked data transfer between the memories. There
are other models that target multi-level cache architectures such as the hierarchical memory model (HMM) [3], the blocked hierarchical memory (BT) model [4]. The BT model
distinguishes between streaming access and scattered access. Alpern et al. [6] proposed
the uniform memory hierarchy (UMH) model that models a unicore processor with a hierarchical memory. It assumes that the memory capacity, block size, and the latency of each
memory grows exponentially with its level. Their work points out that, for an architecture
with exponentially increasing latency with the level of memory, the constant factors in the
complexity analysis matter. They briefly discussed an extension of the UMH for parallel
computations. The parallel external memory (PEM) model [7] assumes that the processor
contains multiple cores. Each core has a private cache that stores data in blocks of a fixed
size. The cores share an external memory. The data transfer between the two levels of
memories takes place in blocks. To communicate with one another, the cores need to write
and read the data to the external memory. Savage and Zubair [82] proposed a universal
multi-core model (UMM) that extend the memory hierarchy game (MHG) of [81] to a
multi-core processor with various degrees of cache sharing. The objective of the model is
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to determine the I/O complexity at each level of the cache. They observed that appropriate
blocking of the computation DAG results in better cache complexity. The work-stealing
scheduler [18] is suitable for multi-core processor in which each processor has a private
cache and a shared external memory. The parallel depth first (PDF) scheduler [16, 17] improves cache performance of fine grained computations on a multi-core processor in which
the cores share a cache level. It performs better compared to the work-stealing scheduler
on a processor with a shared cache [21]. The CONTROLLED - PDF scheduler [14] improves
cache complexity of the

PDF

schedule for divide and conquer algorithms on a multi-core

processor in which each core has a private L1 cache and a shared L2 cache. It partitions the
computations into blocks that fit in the L2 cache and then allow the cores to execute each
block in parallel using the parallel depth first schedule (PDF). This strategy reduces cache
misses at both the private and shared caches. The Multi-BSP model [92] assumes a hierarchy of memory units with varying degree of nesting and sharing between the processing
elements. It defines a nested computation structure that follows the memory hierarchy, and
an optimality criteria based on cache misses at each memory level. Each level in the computation hierarchy has computation, communication, and synchronization phases similar
to the BSP model [91].
These models estimate the bounds on the number of data movements between cache
levels under different architectural constraints. Tighter bounds indicate an I/O efficient
algorithm, but not necessarily the best algorithm. In a cache hierarchy with exponentially
growing latency and capacity with the level of the cache, the constant factors cannot be
neglected if the aim of the analysis is to choose the best algorithm.
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Precise estimation of running time is essential for planning computation schedule.
Though cache complexity estimates the actual cache hits and misses, it does not necessarily reflect the actual running time of a computation. The data access cost of an algorithm depends on a number of hardware parameters (such as cache type, capacity, latency,
replacement policy, banked access, coverage of hardware prefetchers, memory controller
scheduling policy, DRAM structure, etc.) and interaction of the algorithm with the hardware (such as scattered or streaming access, cache hit rate, bank conflicts, DRAM row
buffer hit rate, etc.). For instance, the cost analysis proposed by the models represents true
execution time as long as the processor performs only on-demand data access, but when it
is capable of speculative prefetching, the cost can differ by one or two orders of magnitude
for a given problem size. Therefore, in addition to the I/O volume, it is necessary to pay
attention to the nature of data access, and the available hardware features to get an accurate
prediction of execution time. For this purpose, a model that specifies not only the memory parameters but also the mechanism of data movement across the memory hierarchy is
essential.
The multi-core models (such as Multi-BSP [92] or UMM [82]) assume that the cores
share a level of cache. This allows the cores to perform fine-grained concurrent data access
and synchronization via the shared cache at a much lower (compared to the DRAM), but
non-negligible cost. Though the models account for the cost and propose schedules that
reduce the occurrences of synchronization and concurrent access, the algorithms based on
these schedules have to bear the cost. This results in lower performance compared to the
peak machine capacity.
52

Some models assume that placement of data in memory hierarchy is explicit, but it
is often not the case since the cache is inherently transparent and reactive. Such a cache
requires an optimal replacement policy that is capable of accurately predicting data reuse.
In present architectures, the I/O cost depends on specifics of the replacement policy that is
sufficiently non-standardized and undocumented that it makes it difficult to predict the execution time of algorithms on real processors or to guarantee portable performance across
various processor generations, particularly if near maximum throughput is desired.
Parallel slackness can also be used to reduce the effective latency of the data access.
Many modern processors provide concurrent execution contexts on each core that simultaneously generate data access requests [73, 72, 44, 33, 34]. Since the context switch
overhead is negligible, if a context stalls for data, another ready context can be quickly
scheduled for execution. In contrast to cache-based processors, these architectures aim to
lower not only the memory latency, but also the arithmetic latency and any other latencies in the computation by overlapping many concurrent computation paths. This allows
a computation to attain the peak computational throughput of the core, provided they use
an optimal amount of concurrency. A lower than the optimal concurrency exposes partial
latencies to the computation, and degrades performance. A higher than the optimal concurrency reduces the availability of the shared resources (such as registers, scratchpad etc.),
which also reduces the performance of the computation due to higher effective latency.
In practice, the optimal concurrency depends on the characteristics of the computation
and the target processor. There are several performance models for these architectures
[42, 84, 99, 43, 9, 95]. Volkov [95] highlighted the interaction between the concurrency,
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memory latency and throughput, arithmetic latency and throughput, and the arithmetic intensity of the computation. The model categorizes the computation as bandwidth bounded
or compute-bounded, and shows that for a compute-bounded computation concurrency is
primarily required to hide the latency of arithmetic instructions in contrast to a bandwidthbounded computation where it is primarily required to hide the memory access latency.
Their experimental results show that as the arithmetic intensity approaches the threshold
between the compute and bandwidth boundedness, the minimum required concurrency increases, sometimes to a level that is not supported by the processor. Using architectural
and algorithmic techniques that allow a bandwidth-bounded computation to achieve the
peak bandwidth of the memory system is the only way to improve its flop rate, other than
fundamentally changing the computation to make it compute-bounded, which is infeasible
in many cases.

3.5.1

QSM vs Cache-based Multi-core/Multi-context Processors

Though scattered data access gives much convenience for algorithm design, it comes
with penalties at both the hardware and software layers. It is not possible to speculatively
prefetch data accessed in a complex pattern since the hardware to do so is complex and
may take a large amount of chip area or it may not cover all the use cases [75, 69, 60].
Therefore, algorithms that rely on scattered access need to use a cache-based or multicontext processor. Both of these approaches suffer from following issues. First, both of the
hardware solutions make hardware design complicated. In a cache-based processor, the
cache coherency required to support fine-grained concurrent scattered access is expensive,
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especially when the number of cores grow. A multi-context processor requires a hardware
scheduler for the dynamic scheduling of the contexts. Second, the fine grained scattered
access causes low utilization of DRAM row buffers and increases the energy consumption.
Finally, both the hardware solutions make it harder to model execution time of algorithms.
On a cache-based processor, it requires consideration of cache type, associativity, capacity, latency, and replacement policy (which is non-standard and undocumented), and cache
miss rate of the computation. On a multi-context processor, it requires consideration of
memory throughput and latency, arithmetic throughput and latency, concurrency, and arithmetic intensity. This makes it harder to determine impact of algorithmic changes on the
overall performance, ensure performance portability, or to determine the best algorithm.
In contrast to the scattered access, streaming access requires a simple hardware to hide
the memory latency, does not require significantly large concurrency, and reduces energy
wastage due to higher utilization of DRAM row buffers. Also, it is much easier to reason
about algorithmic changes since the performance model requires consideration of only the
processor’s arithmetic and memory throughput, and the algorithm’s arithmetic intensity,
and data volume, which are known in advance for many algorithms.

3.6

Summary
The models and hardware features surveyed in this section are applicable to general

computations or stream computations, but they provide little insight into finer optimizations that are driven by the physical constraints on the nature of data storage (e.g. banked
data storage in DRAM) and the fundamental limitations on efficient data access (e.g. uti55

lization of entire DRAM row buffers and streaming access). In contrast to the earlier work,
the QSM shows the inter-relationship between the execution time and the design parameters of the memory storage, the memory controller, and the DRAM (details discussed
in sections titled “architectural implications” in Chapter IV). Here, the focus is not on
modeling existing processor architectures, but on providing theoretical justification for the
minimal essential features of a processor necessary to make the data access latency-free
and decouple data access from execution. The features have their roots in the fundamental
physical constraints on the data storage and access that are necessary to achieve highest
time and energy efficiency of the data access. It also promotes a programming model that
abides by these constraints. By its nature, the model allows precise estimation of the execution time of a model-conforming algorithm and gives insight into finer optimization
opportunities. The insight is an essential ingredient for the design of runtime systems and
schedulers for obtaining optimal execution schedule with respect to the processor’s peak
memory and computational throughput. For example, the QSM determines the look-back
size from the data access rate of each queue and the policy used by the queue scheduler.
This estimation allows an algorithm to adapt the data layout that can successfully make
the data access latency-free as demonstrated by the analysis of the sparse matrix-vector
multiplication presented in Chapter IV.
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CHAPTER IV
ALGORITHMS IN QSM

4.1

Introduction
Chapter II described the QSM and presented a framework for the analysis and design

of algorithms using the model. In this chapter, merge sort, sparse matrix-dense vector
multiplication (SpMV), and the MapReduce programming model [28] are expressed in the
QSM and analyzed. These algorithms are backbones in a variety of application domains
such as scientific computing, machine learning etc. They are chosen with the purpose of
demonstrating the QSM usability for structured regular computations, irregular computations, and for computations that require dynamic load balancing. The analysis presented in
this chapter is useful for algorithm designers, but more importantly for hardware designers
since it allows them to understand the impact of hardware parameters on an algorithm’s
performance. In addition to this, the cost analysis is useful for runtime schedulers that
need to predetermine the computation schedule.
Section 4.2 provides QSM algorithm for merge sort and provide various optimization
opportunities as advanced features from a higher level of QSM become available. Section 4.3 starts with description of the sparse matrix - dense vector computation using relational algebra and its implementation on a random access machine (RAM). Then, the QSM
algorithm is derived in steps, highlighting the general principles for transforming a scat57

tered access computation to a QSM computation. In the process, the relationship between
a traditional cache-based processor and a queue streaming processor (QSP) is described.
It demonstrates the equivalence between the two architectures. The section also specifies
a number of optimization strategies for applications that consist of a chain of scattered access computations on various levels of the QSM. Section 4.4 demonstrates application of
the QSM to the MapReduce programming model.

4.2

Merge Sort
Let us assume that the cores in a QSP are labeled as pi ; i = 0, ..., P − 1. To simplify

the analysis, let us assume that the number of cores, P , and the length of the input array,
L, are powers of two and L  P . Let us also assume that the array elements are of type τ
and an instance of the type takes S(τ ) bytes of space.
If we imagine a hypothetical algorithm that sorts the array using a log2 L pass single
core algorithm that achieves full system bandwidth for each stage, the execution time of
the sort is given by Equation (4.1). In reality, a single core will not be able to achieve the
bandwidth of Bg . So, concurrent streaming will be needed to achieve this. In addition,
potentially greater benefits could be accrued due to data reuse optimizations. As a result,
this naive time is a good baseline to estimate the effectiveness of the sorting algorithm
presented here.


tnaive =

1
+ og
S(τ ) × 2L ×
Bg
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× log2 L

(4.1)

Next subsections present the QSM merge sort algorithm in detail, discuss various optimization opportunities, and show how they improve the execution time of the hypothetical
algorithm discussed in the last paragraph. The algorithm sorts the input array in following
two phases. Figure 4.1 depicts these phases as a series of Cg -steps on a QSP with four
cores.
1. Phase 1. Each core sorts a section of the input array using merge sort such that the
output array contains P sorted sequences.
2. Phase 2. The P sorted sequences are merged to produce the final sorted array.

4.2.1

Phase 1

Let A and B be two arrays of type τ and length L allocated in the global memory. The
values in A are unsorted. The objective of the phase 1 is to ensure that after its completion,
section ci of B (denoted as Bi ) contains values in section ci of A (denoted as Ai ) in sorted


order, where ci is a range of indices defined as ci = i · PL , (i + 1) · PL . There are multiple
ways to execute the phase 1 depending on the level of the QSM supported on a target
processor. Let us see the variants one by one.

4.2.1.1

Version 1: For the Level-0 QSM

This version performs n-way merge instead of the 2-way merge of the naive algorithm,
except for the first pass. The reason for the 2-way merge of the first pass is given later in this
section. Here, n is determined ahead of the execution from the number of queues available
on each core. We also assume that the arithmetic intensity of the n-way comparison is less
than the threshold of the arithmetic intensity for compute-boundedness on a given core.
Therefore, each merge pass is bandwidth-bounded.
59

Cg -steps

c0,l

group 0

group 0

group 0

per-section merge

p1 : ⊕
p3 : ⊕

team 0: p0 ,p1 ; team 1: p2 ,p3

p0 : ⊕
p2 : ⊕

p1 : ⊕

team 0: p0 ,p2 ; team 1: p1 ,p3

p0 : ⊕

c3,u

c3

team 0: p2 ,p3

p3 :

c3,l

p2 :

c2,u

c2

p3 : ⊕

c2,l

group 1

p2 : ⊕

...

per-section merge

c1,u

c1

team 0: p0 ,p1

c1,l

p1 : ⊕

c0,u

p0 : ⊕

c0

per-section
merge sort

s=0
r=0

s=1
r=0

phase 1

s=1
r=1

phase 2

Figure 4.1
Schematic of the merge sort algorithm for a QSP. In this figure, phase 2 is carried out
using the bitonic sorting algorithm.

60

core p0

A0

A1

0
qr,a

0
qw,b

0
qr,t,j

0
qw,t,j

T00 T10 T20 T30
T01 T11 T21 T31

1
qr,t,j

1
qw,t,j

1
qr,a

1
qw,b

B0

B1

core p1

Figure 4.2
Schematic of the queue streaming kernel for phase 1 of the merge sort algorithm on a
level-0 QSP with two cores.
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L
2P


This algorithm requires s = 0, ..., logn



merge passes. Each pass is executed

using a Cg -step. It also requires 2nP temporary arrays to store intermediate sorted sequences. They are denoted as Tji ; i = 0, ..., P − 1; j = 0, ..., 2n − 1. Each array is of length
2nh−1 , where h is the smallest integer such that

L
P


≤ nh , that is, h = logn

L
P



.

i
For s = 0, core pi configures and activates a Cg -queue, denoted as qr,A
to read from Ai ,
i
i
and n Cg -queues, denoted as qw,T,j
; j = 0, ..., n − 1, to write to the temporary arrays Tj+n

in the initialization phase. In the computation phase, it performs a number of iterations.
i
In each iteration, the core advances qr,a
by two values, sorts them and pushes the sorted
i
, where k is the iteration index and % is the modulo
block of length 2 to the queue qw,T,k%n

operator. Effectively, the % operation pushes the sorted blocks to the temporary write
arrays in round robin order. Then, the core deactivates the queues. This initiates the core
synchronization. In the first pass, we perform 2-way merge instead of n-way merge since
the 2-way comparison does not require any storage. However, if a particular QSP has
sufficient registers, it can use n > 2 for the first pass, where n depends on the number of
registers.
The next pass performs n-way merge to merge the length 2 blocks into blocks of

length 2n. In general, for s = 1 to logn

L
2P



− 1, the core configures read queues

i
i
qr,T,j
; j = 0, ..., n − 1 to read from the temporary arrays Tj+n·(s%2)
and write queues
i
i
qw,T,j
; j = 0, ..., n − 1 to write to the temporary arrays Tj+n·((s+1)%n)
in the initializa-

tion phase. This arrangement causes the temporary arrays to alternate their role between
inputs and outputs of the Cg -steps as s advances. The schematic of the data flow for the
phase 1 on a level-0 QSP is shown in Figure 4.2. The arrows indicate the direction of the
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streaming data flow. The blue and green arrows indicate the flow paths when s is an even
number. The blue and red arrows indicate the flow paths when s is an odd number. In each
iteration of the computation phase, the core merges n blocks of length 2ns−1 , one from
i
i
each qr,T,j
, and streams out the resulting block of length 2ns to qw,T,k%n
, where k is the

iteration index.

In the last pass, that is, s = logn

L
2P



, the core merges the n blocks of (maximum)

i
i
length nh−1 from qr,T,j
that are configured to read from Tj+n·(s%2)
and streams out the

resulting block of length

L
P

i
to qw,B
that is configured to write to Bi . This completes the

phase 1 of the sorting algorithm.
Each merge pass reads S(τ ) · L words of data and writes S(τ ) · L words of data to the
global memory. Therefore, the execution time of the phase 1 is given by Equation (4.2).
The overhead og due to activation and deactivation of the queues is amortized if L is large.



 
 
1
L
t1 = S(τ ) × 2L ×
+ og ×
+1
logn
Bg
2P

(4.2)

Architectural Implications: Though the output of this version is yet not fully sorted,
comparison of Equation (4.1) and Equation (4.2) shows that it obtains speed up by performing n(> 2)-way merge instead of the 2-way merge of the hypothetical algorithm. The
larger the value of n, the smaller the number of passes required to form the

L
P

sorted blocks.

However, n has practical limitations. First, it is limited by the number of queues available
on each core. The number of queues that can be supported with a given M0 buffer capacity
is limited by the block sizes and bandwidths of the higher level of memories, and the corresponding queue scheduler service time (see Section 2.6.1). Also, the M0 capacity cannot
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increase arbitrarily since it also increases the latency of the look-back access. Second, n is
also limited by the core’s arithmetic throughput. Lower the throughput, closer is the n-way
comparison to the limit of compute-boundedness. A compute-bounded n-way comparison
for the merge operation performs poorly compared to a bandwidth-bounded n-way comparison as n grows since its growth function becomes linear in n. Therefore, it is necessary
to choose n that makes the n-way comparison bandwidth-bounded. Finally, let us consider
the impact of increasing n on the speed-up of this version with respect to the hypothetical
version. Since the hypothetical version uses two read queues, it will take log2
of merge sort to form chunks of size

L
.
P

L
log2 ( P
)
L
logn ( 2P
)+1



passes

On the contrary, for n > 2, this QSM version


would be able to perform the same operation in logn
is S =

L
P

L
2P



+ 1 passes. So, the speed-up

, neglecting ceiling, especially, if n is a power of 2. If L is very large in

comparison to P and n, it reduces to S ≈
d
dS
≈
dn
dn

ln PL ln n
L
ln 2 ln 2P

!

L
log2 ( P
)
L
logn ( 2P
)

. Now,

ln PL 1
=
L
ln 2
ln 2P




1
d
ln n ∝
dn
n

So, the rate of speed-up growth reduces approximately in proportion to the reciprocal of n.
Therefore, a moderate number of queues are enough to ensure good speed up compared to
the hypothetical version. This also justifies the small capacity of the M0 buffer as well as
the assumption of bandwidth-boundedness of the merge passes.
Also, as the bandwidth to the global memory improves, the execution time improves
since the passes over the global memory incur lower cost. This is evident from the term
in Equation (4.2).
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Bg

The hypothetical version assumes full system bandwidth at each stage when using only
one core. However, in practice Bc < Bg . This algorithm uses concurrency (P > 1) to
ensure full system bandwidth for each merge pass.
In general, as the block size and latency lowers, and the bandwidth of the global memory grows, the overhead og reduces (see Section 2.6.2). This improves the execution time
of the sort. However, for large L, the overhead is amortized. Hence, the improvement may
not be significant.

4.2.1.2

Version 2: For the Level-1 QSM

This version uses the local memory to form larger than n, let us say u, length blocks
in the first pass. In practice, u is limited by the size of the local memory, the memory
footprint required for sorting a block of length u, and the maximum burst size allowed by a
queue on the core which depends on the M0 buffer space available to the queue for hiding
the latency. Since all these parameters are known in advance, u can be predetermined.
Estimation of the execution time has to take into account that the first pass may become
compute-bounded. Once the value of u is determined, each iteration of the first pass (s = 0)
i
advances the queue qr,A
by u values, stores them in the local memory, and streams out the
i
sorted blocks to the queue qw,T,k%n
, where k is the iteration index. The subsequent passes


 L 
such
of the n-way merge work similar to the version 1. In this case, there are logn u·P
passes. If tl,u is the time required to bring the data in the local memory from the queue
buffer, sort it and, write it to the queue buffer, the execution time of the phase 1 is given by
Equation (4.3).
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L
t1 =
× tl,u + og
u·P

 


1
L
+ S(τ ) × 2L ×
+ og × logn
Bg
u·P

(4.3)

Architectural Implications: Equation (4.3) shows that as u increases, tl,u increases and


L
u·P



decreases. This implies that the time required for the first pass will increase since the

growth rate of tl,u is u·log u and the term



L
u·P



reduces linearly in steps. However, a larger

u reduces the number of subsequent merge passes compared to the hypothetical algorithm
(Equation (4.1)) and the version 1 (Equation (4.2)). In practice, u has limitations. First, it
is limited by the size of the local memory, and the maximum allowed burst size for a queue
(see explanation of Di,max in Section 2.6.1), which is limited by the M0 buffer capacity.
Since both the memories are closer to the core, increasing capacity of one memory reduces
the space available for the other. This highlights that it may not be useful to increase
the local memory size while sacrificing the M0 buffer size since it will limit the burst size

 L 
(Di,max ), which in turn will limit u. Second, the term logn u·P
indicates that the returns
from increasing u diminish rapidly as the reduction in the number of merge passes slows
down with increase in u. Therefore, a moderate value of u is practically beneficial. This
also justifies the small capacity of the local memory.

4.2.1.3

Version 3: For the Level-3 QSM

Similar to the level-1 model analysis, we assume that a core can sort a block of length u
stored in the local memory without requiring access to the M1 buffer or the global memory.
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In addition to this, the level-3 model allows us to form sorted blocks larger than u if we
use the M1 buffer to store intermediate merge sequences.
The sorting is carried out in two stages - stage 1 and stage 2. The stage 1 requires
one Cg -step and multiple nested C1 -steps. The stage 2 requires multiple Cg -steps. Let us
assume that each C1 -step of the stage 1 performs m-way merge and each Cg -step of the
stage 2 performs n-way merge.
The algorithm requires 2m temporary arrays per core, each of length mf −1 , allocated
in the M1 buffer and 2n temporary arrays per core, each of length nh−1 , allocated in the
global memory, in addition to the input and output arrays A and B. Here, f is the largest
k
j
∆1 −∆1,latency
, and h is the smallest integer such that PL ≤ nh . In
integer such that mf ≤ 2u·P
·S(τ )
this case, the stage 1 forms sorted blocks of length v = mf . Each block requires f merge
passes, each represented by a C1 -step. Out of these f passes, the first and last pass access
the global memory and the others access only the M1 buffer. Therefore, the effective
bandwidth of the first and last pass is Bg , and that of the remaining passes is B1 words
per second. There are
L
.
P



L



mf ·P

Therefore, there are in total

blocks of length mf in the input array section of length


L
mf ·P



× f C1 -steps in the stage 1. The stage 2 accesses


 L 
only the data in the global memory. It requires logn v·P
merge passes to form the final
sorted sequence of length

L
P

in the output array. Therefore, the execution time of the phase

1 on a level-3 QSM is given by Equation (4.4).
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L
t1 =
u·P


× tl,u + S(τ ) × L ×

1
+ og
Bg

... Cg -step of stage 1


1
L
+ S(τ ) × 2L × (f − 2) ×
+ o1 × f ×
B1
mf · P
... C1 -steps of stage 1
 


1
L
+ S(τ ) × 2L ×
+ og × logn
Bg
mf · P


... Cg -steps of stage 2

(4.4)

Architectural Implications: Similar to the version 2, this version improves the execution time over the version 1 and the hypothetical version by using the local memory to
reduce the number of passes over the global memory. In addition to this, it improves the
performance over the version 2 by forming larger blocks in the M1 buffer without requiring
access to the global memory. Even though there are diminishing returns from increasing
the block size (mf ) formed in the M1 buffer in terms of the reduction in the number of
passes over the global memory data, the performance gain of this version is primarily due
to the higher bandwidth of the M1 buffer. The higher the gap between the bandwidth of
the M1 buffer and the global memory, the higher is the potential speed up of this version
compared to the earlier versions. This indicates that processor designers need to provide
much higher bandwidth for the M1 buffer compared to the global memory.

68

4.2.2

Phase 2

The phase 2 merges the P sorted blocks of length

L
P

that the phase 1 produces. There

are multiple ways to perform the merge.

4.2.2.1

Version 1: Using Merge Sort

This version of the phase 2 merges the P sorted sections from the phase 1 using exponentially reduced number of cores with each merge pass. This reduces the bandwidth when
l m
g
. However, the number of passes is
the number of cores in a pass falls below pcrit = B
Bc
only logn P if each pass uses n-way merge. For n = 2, the execution time for this variant
is given by Equation (4.5).

log2 P

t2 =

X
i=1

4.2.2.2

S(τ ) × 2L
 + og
min Bg , P 2·Bi c

!
(4.5)

Version 2: Using Bitonic Merge

The lower bandwidth in the last passes of the version 1 slows down the computation.
This version uses bitonic merge network [11] to ensure full system bandwidth for each
merge pass. It also expects that the output from the phase 1 contains

P
2

bitonic sequences

such that the elements in section ci of the output are in ascending order if i is even, in de

scending order otherwise. As mentioned previously, ci = i · PL , (i + 1) · PL is a section of
the array index space. In the bitonic network, all the P cores work concurrently on disjoint
working sets to produce bitonic sequences of larger size. This is depicted in Figure 4.1.
This algorithm performs log2 P stages: s = 0, ..., log2 P − 1. A stage s performs s + 1
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passes of the bitonic merge followed by a merge pass. The bitonic merge passes leave a
L
P

bitonic sequence of length

in each section ci of their output array. This is due to the

fact that each step of the bitonic merge on a bitonic sequence leaves sub-sequences of half
length that are also bitonic. In the merge pass, each core pi merges the sorted sections of the
bitonic sequence in section ci , effectively producing a larger bitonic sequence (compared
to the last stage) in the output array.
Unlike the traditional bitonic merge network that operates in-place, this algorithm requires that the input and output array of each step are distinct memory locations due to the
no-overlap requirement of the QSM. The merge pass requires two or three read queues that
read in either forward or backward direction from the global memory and one write queue
that writes to the global memory. The bitonic merge passes require two read streams and
two write streams. Each core operates on disjoint portion of the arrays in each step. In
addition, they also require synchronization after each step of the bitonic network as well
as after each local merge step. Therefore, the merge step as well as each step of the bitonic
network can be executed as a queue streaming kernel (see Figure 4.1).
The phase 2 performs

log2 P (1+log2 P )
2

bitonic merge passes and log2 P merge passes.

Each pass reads S(τ ) × L words from and writes S(τ ) × L words to the global memory.
Therefore, the execution time of the phase 2 is given by Equation (4.6).

log2 P

t2 =

X 


(i + 1) ×

i=1
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S(τ ) × 2L
+ og
Bg


(4.6)

4.2.2.3

Version 3: Hybrid of Merge and Bitonic Merge

Though the number of passes in the version 1 are log2 P , it achieves lower bandwidth
l m
g
when the number of cores in a pass falls below pcrit = B
. The version 2 ensures use of
Bc
the concurrency to achieve full bandwidth for each pass. However, the number of passes
grow as log22 P . The version 3 uses either version based on which will perform the merge
step faster. In the early stages of merging, when the natural concurrency is high, version
1 will be superior, while under the right conditions of Bc and Bg , the higher bandwidth
of the bitonic merge may allow for faster merging steps. The cost of the hybrid version is
given by Equation (4.7).

log2 P

t2 =

X
i=1

4.2.2.4

"
min

S(τ ) × 2L
 + og ,
min Bg , P 2·Bi c

#
S(τ ) × 2L
+ og
(i + 1) ×
Bg

(4.7)

Architectural Implications

There are several choices of algorithms for the phase 2. However, the optimal algorithm
can be chosen quickly ahead of the execution. The factors that affect the choice are the
architectural parameters such as P , Bc , Bg , and the number of queues. As the difference
between Bc and Bg reduces, the version 1 becomes more efficient since most of the merge
passes achieve full system bandwidth. However, as the gap grows, the version 1 performs
poorly. In this case, the version 2 may be more efficient. However, to ensure minimum
number of passes of the version 2, the phase 1 needs to use the least number of cores that
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attain full system bandwidth (i.e. p = 2dlog2 pcrit e ). Finally, a hybridized version provides a
method that an algorithm can adapt to the architectural parameters to achieve an optimal
execution schedule. The predictability of the model performance becomes a significant
factor in developing such adaptive algorithms.
A critical point to note in this analysis is the role of the core concurrency in saturating
the memory bandwidth. The closer the per core bandwidth Bc to the system bandwidth Bg ,
the lesser the number of cores required to saturate the link between the queue scheduler
and the global memory, resulting in lower execution time of the phase 2. However, a higher
value of Bc requires that each core has a larger M0 buffer so that the queue scheduler can
sustain a larger number of access requests from a single core. Therefore, the performance
of the sorting algorithm is affected by the M0 buffer capacity. Since the M0 buffer, the
local memory and the core are in close proximity to one another in a small space, processor
designers need to obtain an optimal trade-off in the space usage by these three systems.

4.3

Sparse Matrix - Dense Vector Multiplication (SpMV)
Consider a sparse matrix - dense vector multiplication X 1 = AX 0 , where A is an n × n

sparse matrix, X 0 and X 1 are n×1 dense vectors. If the matrix and vectors are expressed as
sets of tuples: X 1 = {(i, x1i )}, X 0 = {(j, x0j )}, and A = {(i, j, ai,j )|ai,j 6= 0}, the product
can be expressed as shown in Equation (4.8) and depicted as shown in Figure 4.3. The idea
of expressing SpMV computation as a relational query is not new. See, for example, [58].



X 1 = γ[i,P p0 ] π[i,j,p0 ←ai,j ·x0 ] ./[j] A, X 0
i,j
i,j
j
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(4.8)

Here,
1. γ[i,P p0 ] (P 0 ) is the group-by operator that groups the tuples in the set P 0 by the
i,j
attribute i and reduces the attribute p0i,j in each group using the summation operation
to form the set X 1 = {(i, x1i )}.
2. π[i,j,p0 ←ai,j ·x0 ] (Q0 ) is the projection operator that forms the product p0i,j = ai,j · x0j
i,j
j
for each tuple in Q0 and produces the set P 0 = {(i, j, p0i,j )}.
3. ./[j] (A, X 0 ) is the equijoin operator that joins the tuples in the sets A and X 0 on j,
and produces the set Q0 = {(i, j, ai,j , x0j )}.

X1

γ[i,P p0i,j ]

π[i,j,p0i,j ←ai,j ·x0j ]

P0
A

./[j]

Q0

X0
Figure 4.3
Graphical representation of Equation (4.8).

The set notation used in the above description is sufficient to completely specify the
computation. However, to perform the computation on a machine, it is necessary to also
know the order in which the tuples are stored. Arrays enforce the order. Henceforth, we
will use X 1 = [(i, x1i )], X 0 = [(j, x0j )], and A = [(i, j, ai,j )] to represent arrays instead
of sets. Note that, A stores only the tuples for which ai,j 6= 0. We will assume that X 1
stores a tuple (i, x1i ) at index i and X 0 stores a tuple (j, x0j ) at index j. The tuples of A are
stored either in row-major or column-major order. The row-major ordered matrix is given
by Ar = τ[i,j] (A), where τ[i,j] is the sorting operator that uses i as the primary sort key
and j as the secondary sort key. Similarly, the column-major ordered matrix is given by
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Ac = τ[j,i] (A). We say that X 0 is j-ordered since it stores the tuples (j, x0j ) in ascending
order of j. Following the same terminology, X 1 is i-ordered, Ar is i-ordered, and Ac is
j-ordered. Especially, Ar is (i, j)-ordered and Ac is (j, i)-ordered.
In this notation, i represents the row index space and j represents the column index
space of the matrix. The non-zero structure of the matrix is given by the maps M : i → j =
π[i,j] (Ar ) = [(i, j)] which is i-ordered (specifically, (i, j)-ordered), and M −1 : j → i =
π[j,i] (Ac ) = [(i, j)] which is j-ordered (specifically, (j, i)-ordered). These maps specify the
association between the indices in the two index spaces. Also, note that M −1 = τ[j,i] (M ).
Operators in Equation (4.8) that have their operands ordered by different index spaces
require these maps to form the association between the elements of their operands. Also,
the γ operator performs reduction using the

P

operation. Hence, Equation (4.8) is an

example of the mapped reduction operation.

4.3.1

Version 1: Using Scattered Access

Random access machine (RAM) allows independent access to any indexed location in
an array. There are two ways to evaluate Equation (4.8) on the machine.

4.3.1.1

Case 1: Using Ar :

If we use Ar for the computation, Ar is i-ordered and X 0 is j-ordered in the expression
./[j] (Ar , X 0 ). On a scattered access machine, the ./ operator scans through Ar , and for
each (i, j, ai,j ) ∈ Ar it directly accesses x0j from X 0 using the index j. This operation
generates streaming access to Ar and scattered access to X 0 . The resulting tuples in Q0
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are i-ordered. It is scanned by the π operator to produce P 0 . Since P 0 is already i-ordered,
the γ operator requires only a scan over P 0 to produce X 1 in i-order.

4.3.1.2

Case 2: Using Ac

If we use Ac for the computation, both the operands of the ./ operator are j-ordered.
Hence, it requires only a scan over both the arrays. The subsequent intermediate results,
Q0 and P 0 , are j-ordered. The γ operator scans over P 0 in j-order and adds the value p0i,j
to x1i in X 1 located at index i. This generates scattered access to X 1 .

4.3.2

Version 2: Using Streaming Access

When a machine is allowed to perform only streaming access to the global memory,
the ./, π, and γ operators can only scan the tuples in each operands in the order in which
they are stored. Then, Equation (4.8) is evaluated in one of the following three ways.

4.3.2.1

Case 1: Using Ar :

There are two ways to evaluate Equation (4.8) when Ar is available.
Case 1A: Transformation of Ar : It is shown in Figure 4.4 as a composition of a sorting
and a mapped reduction phase. In this case, the tuples of Ar are sorted by j before passing
them to the ./ operator so that it requires only a scan over its operands. This yields R0
in j-order. Then, the π operator scans over R0 to produce Q0 in j-order. Finally, the
computation sorts Q0 by i and then passes it to γ, which then performs a scan over P 0
to produce X 1 in the desired i-order. Note that the sorting operator (τ ) requires multiple
passes on a streaming machine as shown in Section 4.2.
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X1

γ[i,P p0 ]
i,j
X0

mapped
reduction

P0

./[j]
Ac

τ[i,j]

Q0

π[i,j,p0 ←ai,j ·x0 ]
R0
i,j
j
sorting
τ[j,i]
Ar

Figure 4.4
Version 2-Case 1A of the SpMV computation that uses only streaming access.

Case 1B: Transformation of X 0 : It is shown in Figure 4.5 as a composition of four
phases. Instead of sorting Ar by j for the ./ operator, we can also duplicate and sort X 0 to
bring the duplicated tuples in (i, j)-order. This is achieved by the operation:
τ[i,j] ./[j] τ[j,i] (π[i,j] (Ar )), X 0




(= R0 , let us say). Here, τ[j,i] π[i,j] (Ar ) forms the

(j, i)-ordered map M −1 : j → i, which when joined with X 0 forms an array that contains
duplicates of the values in Xj0 . Note that, the ./[j] (M −1 , X 0 ) operation requires only a
scan over M −1 and X 0 . Sorting the resulting tuples using τ[i,j] brings them back in (i, j)order. Since Ar is also (i, j)-ordered, the operation ./[j] (Ar , R0 ) requires only a scan over
Ar and R0 to produce Q0 in i-order. After this, the π and γ operators scan their operands
to produce X 1 in i-order.

4.3.2.2

Case 2: Using Ac :

The operations in this case are similar to the operations for the Case 1A except the
sorting phase since Ac = τj,i (Ar ) is already j-ordered.
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τ[j,i]
π[i,j]
M

Ar

Figure 4.5
Version 2-Case 1B of the SpMV computation that uses only streaming access.

4.3.3

Version 3: Using QSM

All the variants of the Version 2 of the SpMV computation can be executed on QSM
since the queues provide sequential access to the data in the global memory. This section
demonstrates optimization opportunities that QSM provides to the computation.
First, we take another look at the Version 1-Case 1 of the SpMV computation. On
a random access machine, the operation ./[j] (Ar , X 0 ) performs streaming access to Ar
and scattered scattered access to X 0 . On QSM, let us assume that it scans over both the
operands even though they are ordered by different index spaces. Then, let us assume that
for the tuple (i, j, ai,j ) at current scan position in Ar , the QSM computation ensures that
the current scan position in X 0 is jf = i + min(d1 , n − i). Here, d1 is called as look-ahead
distance. It is the maximum distance by which the scan position in X 0 is ahead of j = i in
the j index space of X 0 . Then, the look-back of the queue that is configured to read from
X 0 contains tuples in the index range w(i) = [jr , jf ), where jr = max(0, jf −d2 ). Here, d2
is the look-back distance of the queue and w(i) is called as look-back window. Note that,
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both jf and jr are monotonically increasing functions of i. Therefore, w(i) slides ahead in
X 0 as the computation scans over Ar in i-order. This maintains streaming access to X 0 .
The look-back window is depicted in Figure 4.6. Both the distances d1 and d2 are in terms
of the number of values of the type of tuples in X 0 , and they remain constant during the
computation. Under this setting, the only X 0 tuples that are not in the look-back window,
w(i), need duplication and sorting so that they can be supplied to the join operator via a
separate queue.

X1

Ar

X0
jr

i

jc = i
× jf

i
=

d1

d2

Figure 4.6
Demonstration of the look-back window w = [jr , jf ) of the X 0 stream defined in terms of
the current index i in Ar and X 1 streams.
Note: Here, d1 is the look-ahead distance and d2 is the look-back distance.

Similar to the Version 2-Case 1B, the QSM version duplicates and sorts values from
X 0 . However, instead of the map M −1 , it uses another map D−1 ⊂ M −1 that reduces the
amount of duplication due to the look-back access in X 0 . To determine the map, Ar is augmented to contain tuples (k, i, j, ai,j ), where k is the index at which the tuple is stored in the
r
array. Then, the duplication map is given by D−1 = τ[j,k] (π[k,j] (σ[j ∈[j
/ r ,jf )] (A ))). See Fig-
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ure 4.7. Here, σ[j ∈[j
/ r ,jf )] is a selection operator that selects the tuples that fit the criterion
j∈
/ [jr , jf ). Now, the duplication and sorting phases requires only streaming access over
their operands. The resulting array R0 is k-ordered. Next, the ./[j] (Ar , X 0 , R0 ) operation
generates Q0 by streaming through Ar , X 0 , and R0 . For each tuple (k, i, j, ai,j ) ∈ Ar , if
j ∈ [jr , jf ), the value x0j is read from the look-back window of X 0 , otherwise it is read
from R0 to generate the tuples (k, i, j, ai,j , x0j ) in Q0 . This operation maintains streaming
access of the QSM to all the four operands. The tuples in Q0 are k-ordered. Naturally,
they are also i-ordered. Next operations are performed in the same manner as the Version
2-Case 1B.

S0

γ[i,P p0 ]
i,j
sorting
τ[k,j]

./[j]
X 0 D−1

P0

R0

π[i,j,p0 ←ai,j ·x0 ]
i,j
j
./[j]

Q0

Ar X 0
map generation
τ[j,k]
π[k,j]
D
Ar

mapped
reduction

duplication

X1

T

σ[j ∈[j
/ r ,jf )]

Figure 4.7
Version 3 of the SpMV computation on a QSP.
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4.3.3.1

Look-back Access to R0

If the operation ./[j] (Ar , X 0 , R0 ) uses look-back for the array R0 , further reduction in
the cost of the duplication phase, and consequently, the sorting phase can be obtained. For
this, the map D−1 needs to be processed to remove redundant duplication that accounts
for the look-back window in the queued access to R0 , before performing the duplication
operation ./[j] (D−1 , X 0 ).

4.3.4

QSM vs cache-based processor:

The look-back window in QSM serves the same purpose as the cache in a cache-based
processor. In the scattered access version, the cache system transparently serves the accesses to the global memory by automatically duplicating the data on a cache-miss. On a
QSP, programs need to explicitly duplicate the data. It is essentially a process that gathers
the look-back-missed references at one place and then sorts them according to the order in
which they are referenced so that the sequence of computations generates streaming access
to the duplicated data. In contrast to the scattered access version, which pays the latency
cost for every cache-missed reference, the QSM version pays the latency cost only once
for all the look-back-missed references. Therefore, the QSM version amortizes the latency.
As a result, the algorithm’s performance on a QSP with a certain look-back distance will
likely be better than its performance on a cache-based processor with equivalent cache
capacity. Another way to look at the relationship between the QSM and the cache-based
processor is that the cache operates in temporal dimension by keeping track of time history
of references while the queues and the look-back buffer operate in spatial dimension by
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keeping track of space history of the references. Consequently, the process of transforming a scattered access implementation to a QSM implementation described in this section
is a transformation that brings the dispersed temporal references in a spatial order that
amortizes their access latency.

4.3.5
4.3.5.1

Specific Adaptations
Multi-core execution:

Since the computation of each x1i in X 1 is independent, multi-core execution of all the
three versions of the SpMV computation is trivial. It requires partitioning of the i index
space, which implies partitioning of X 1 , Ar , X 0 , and all the other intermediate arrays.
The QSM implementation needs to take into account the partition boundaries of X 0 to
determine the extents of the look-back window.

4.3.5.2

Storage optimizations:

There are several ways to reduce the space required for the storage of the arrays such
as X 1 , Ar etc. For example, there is no need to store the index i in the tuples (i, x1i ) of X 1
since the index is implicit while scanning the array. Similarly, the repetition of index i in
the tuples (i, j, ai,j ) of Ar can be eliminated by using an offset array Ar,o = [(ki )] and a
value array Ar,v = [(j, ai,j )|ai,j 6= 0]. This is usually referred as compressed-row-storage
(CRS) format. Similarly, the array Ac can be split into Ac,o and Ac,v that represent the
compressed-column-storage (CCS) format. In case of QSM, the index for accessing data
from the look-back of a queue can be safely represented using a 16-bit or 8-bit integer
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depending on the range of the look-back indices. Further reduction in the storage space
can be obtained by fusing operators as described in the next section.

4.3.5.3

Operator fusion:

Even though the dependency between the operators imply sequential execution, the
implementations do not need to do so. For example, all operators in the operation X 1 =


r
0
P
γ[i, p0 ] π[i,j,p0 ←ai,j ·x0 ] ./[j] (A , R ) shown in Figure 4.5 can be fused in a single
i,j

i,j

j

operator as demonstrated in Figure 4.8. Operator fusion also saves storage space by eliminating intermediate arrays such as P 0 and Q0 in this example.

Figure 4.8
Demonstration of operator fusion in the mapped reduction phase for the computation of
X 1 in Figure 4.5.

Operator fusion can also be performed for the mapped reduction shown in Figure 4.4.
Here, the ./[j] (Ac , X 0 ) operation duplicates x0j and produces tuples (i, j, ai,j , x0j ) in R0 .
These tuples are then projected to form p0i,j = ai,j · x0j . Further, the τ and the γ operators
reduce the p0i,j values targeted for the same index i using the
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P

operation to produce the

final value of x1i . In this case, the duplication, projection, sorting, and reduction operations
can be fused into a multi-pass radix partitioning operation. This type of fusion is demonstrated by the work in [57]. If implemented using their milk OpenMP extension, it would
fuse the duplication and projection, that is, the π[i,j,p0

0
i,j ←ai,j ·xj ]


./[j] (Ac , X 0 ) operation,

with the first pass of the radix partitioning. In addition to this, the OpenMP extension fuses
sorting (τi,j ) and reduction (γ[i,sump0 ] ) in each partitioning pass whenever possible within
i,j
the spatial bounds of the cache. To achieve this, each partitioning pass distributes the projected values to appropriate bucket in cache resident containers that allow reduction on the
values with the same index i before bursting the container’s data to the global memory.
An alternative approach to optimize the mapped reduction is to delay the duplication as
much as possible to later passes of radix partitioning, and perform the reduction in the later
passes when most of the projected values with the same index i are localized in the cache.
This transformation reduces the cumulative bandwidth cost of the radix partitioning since
the delayed duplication reduces the I/O volume. This transformation is demonstrated in
[100].

4.3.5.4

Optimization for static applications:

The scattered access pattern of the Version 1 depends on the order in which the tuples
of X 1 and X 0 are stored as well as the non-zero structure of the matrix A. Many scientific
computations produce a sparse matrix that does not change its non-zero structure as long
as their computational grid does not change its topology. For these cases, which will be
referred as static irregular, it is possible to improve the spatial locality of the scattered
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accesses using a space filling curve order [8, 41] or the reverse Cuthill-McKee order [23,
22]. These orderings improve the cache hit rate of the scattered accesses which reduces the
latency cost of the computation. Since this is a low flop/byte computation, the reordering
significantly improves the flop rate of the computation.
For the streaming and QSM versions, the static structure of the sparse matrix provides
further opportunities to improve the performance. First, both the versions need to generate
the duplication map (M −1 in case of the Version 2-Case 1B and D−1 in case of the Version
3) only once. Since it can be reused several times later, these algorithms incur only the
cost of duplication and sorting each time the values x0j in X 0 change. Second, the spatial
locality improvement also results in lower duplication and sorting cost for the QSM version
since most of the references are served through the look-back of X 0 after the reordering.
Section 4.3.6 shows the savings in the bandwidth cost when a locality improving reordering
is used for the QSM SpMV algorithm.

4.3.5.5

Optimization of the duplication phase:

The duplication phase in Version 2 and 3 requires a scan over all the tuples of X 0 even
though some of the values are not duplicated. For the sparse matrices in static irregular
computations, the duplication phase can be further optimized by reordering the j index
space such that the tuples in X 0 that need duplication are gathered in one part and the
remaining tuples are gathered in the other part. The partitioning also implies reordering
of the i index space which implies reordering of the tuples of X 1 and Ar , since X 1 is
often consumed by subsequent SpMV computation (i.e. X 2 = Ar · X 1 ). However, once
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reordered, the duplication, sorting and computation schedule can be reused several times,
thus amortizing the cost of reordering.

4.3.5.6

Operator slicing:

Both the duplication and sorting phases of the QSM version (Figure 4.7) are bandwidth
bounded. When a level-3 QSP is available, these phases can be carried out in the M1
buffer to take advantage of its higher bandwidth. If these phases take larger space than the
capacity of the M1 buffer, the subsequent equijoin operator, Q0 =./[j] (Ar , X 0 , R0 ), needs
to be sliced. This is done by slicing its input and output arrays so that the space required to
generate each slice of R0 is within the capacity of the M1 buffer. Then, a QSP executes one
Cg -step for the equijoin operator that contains several nested C1 -steps for the duplication
and sorting phases for each slice of R0 .

4.3.5.7

Clustering for the level-3 QSM:

In a large queue streaming application, there may be a chain of scattered access computations, each implemented as a queue streaming kernel. Each kernel consumes streams
produced by the preceding kernel and produces streams that are consumed by the succeeding kernels. When level-3 QSM is available, the M1 buffer can be used to store the
intermediate streams of a cluster of kernels. Since the M1 buffer has higher bandwidth
than the global memory, the grouping results in a lower execution time of the cluster. If
the intermediate streams are larger than the capacity of the M1 buffer, the input and output
streams of the cluster can be sliced such that the intermediate streams fit in the M1 buffer.
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4.3.5.8

Generalization of the SpMV computation:

Many algorithms in scientific simulation code have performance characteristics similar
to the SpMV computation such as low computational intensity and scattered data access.
The transformations and optimization techniques discussed in this section are applicable
to all these cases. The paper [100] presented the case of gradient computation and experimentally demonstrated a speed up of ≈ 1.45 of a level-0 QSM implementation over the traditional scattered access implementation optimized using Hilbert space filling curve order
[41, 8]. The QSM transformation amortizes the latency of the scattered access by grouping and reordering the references. Since latency fundamentally lags bandwidth [77, 67], a
QSM implementation for other scattered access algorithms would also show speed up.

4.3.6

Cost Analysis

Each operator in the SpMV computation is I/O bounded due to low flop/byte ratio.
Therefore, their cost depends on the I/O volume as well as the type of access (scattered
or streaming). For the QSM implementation, the cost is bandwidth bounded since each
operator performs streaming access to its operands. This section analyzes the bandwidth
cost of the Q0 =./[j] (Ar , X 0 , R0 ) operation in the QSM implementation (Figure 4.7).
The bandwidth cost of the operation is proportional to its I/O volume which is equal
to the length of Ar , R0 , X 0 , and Q0 . While the length of Ar , X 0 , and Q0 is invariant of
the QSP design parameters, the length of R0 depends on the look-back distance available
to a read queue on the processor as well as locality of references to X 0 presented by the
map M . With no look-back, the duplication is required for each individual reference to
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each tuple of X 0 . The total number of such references is equal to the length of Ar . This
gives us the worst case bandwidth cost of the operation. On the other hand, if a QSP
has infinite look-back, there is no need for duplication since the entire X 0 array can be
loaded in the queue buffer and accessed with look-back. This case corresponds to the bestcase bandwidth cost of the operation. On a QSP with a finite, non-zero look-back, the
bandwidth cost is between these two extremes. Figure 4.9 and 4.10 show the percentage
increase in the cost with respect to the best-case cost for various values of the look-back
distance (d2 ) and the ratio of the look-ahead distance to the look-back distance ( dd12 ). The
graph also shows the worst-case cost with respect to the best-case cost. The graph uses
dashed lines and solid lines for the cases when the computation uses look-back in R0 and
when it does not, respectively. The plot is experimentally derived from a matrix based on
a tetrahedral mesh consisting of ≈ 5.5 million cells that are ordered with the Hilbert space
filling curve [41, 8]. Note that the worst-case cost is also the cost of the join operation in
Version 2, Case 1B algorithm that does not use look-back. Also, note that the worst-case
cost is independent of the locality of X 0 references. On the other hand, the cost saving in
case of the QSM version is due to the combined effect of the locality improvement as well
as the look-back access. Figure 4.9 shows that with sufficient look-back, the bandwidth
growth is a small fraction of the best-case cost and much lower than the worst-case cost.
This also implies that the duplication and sorting phases also require a small amount of
time despite several passes required over the duplicated data.
Part of the reason for the small increase in the bandwidth cost of the QSM version is
the low dimensionality of the support graph of A. With appropriate reordering of the rows
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and columns of the matrix, the spread of the references to X 0 becomes compact. As the
dimensionality grows, the spread grows. This increases the duplication due to reduced
look-back hit rate. In this case, the Version 2-Case 1B algorithm may perform better than
the Version 3 algorithm if used in conjunction with the appropriate optimizations demonstrated in [57, 64, 100]. Note that with the increase in dimensionality, the latency cost of
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the scattered access version also grows due to reduced cache hits.
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Percentage of growth in the bandwidth cost of the join operation in the QSM
implementation of the SpMV computation using a matrix derived from tetrahedral mesh
of ≈ 5.5 million cells on a QSP with 16 cores.
Note: The worst-case cost of shown by the purple line for comparison.

For scattered access version on a cache-based processor, there is no need for explicit
duplication and sorting since the cache automatically copies the cache-missed references
from DRAM to the cache. In this case, the best-case and worst-case costs correspond to the
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scenario where the cache is of infinite capacity and zero capacity, respectively. However,
the cost in terms of the wall clock time in the best-case and worst-case scenario would be
higher than the best-case and worst-case costs of the QSM version since the cache misses
due to scattered access to X 0 would incur full DRAM latency. Therefore, the extra cost of
duplication and sorting in the QSM algorithm will be less than the cumulative latency cost
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Percentage of growth in the bandwidth cost of the join operation in the QSM
implementation of the SpMV computation using a matrix derived from tetrahedral mesh
of ≈ 5.5 million cells on a QSP with 16 cores.

Instead of the QSM version, we can also use the Version 2-Case 2 algorithm that uses
Ac instead of Ar . This version does not require duplication and sorting. However, it
requires sorting of the output of π (Q0 in Figure 4.4) before passing it to γ for reduction.
The sorting happens over the entire Q0 . For one time computations or for cases where the
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non-zero structure of A changes frequently, this may be acceptable since it avoids the map
generation. However, in case of static computations, the cost of sorting will accumulate
over several SpMV computations. In this situation, the QSM version is beneficial, for two
reasons. First, the map generation is required only once. Hence, its cost is amortized.
Second, the duplication and sorting is required over a small portion of X 0 . This reduces
the cumulative cost of sorting over the reuses.

4.3.7

Architectural Implications

A larger look-back distance corresponds with a lower cost in the QSM version. Therefore, a larger M0 buffer is desirable. However, being a resource closer to the cores, the
M0 capacity is limited. Also, increasing M0 capacity increases the cost of the look-back
access. Therefore, the look-back distance is finite.
The M0 buffer space required to hide the latency grows with the block size of the
immediately next level of memory. On the level-1 QSM, this level of memory is the global
memory. However, for higher capacity, it is necessary that the global memory has larger
block sizes. In this case, the M1 buffer in the level-3 QSM increases the look-back distance
since it has much smaller block size compared to the global memory.
In case of the slicing optimization, higher the bandwidth and larger the capacity of the
M1 buffer, better is the performance of the copy an duplication phases.
If multi-pass radix partitioning algorithm is used for the equijoin or the group-by operator (as demonstrated by the examples of operator fusion transformation), the number of
partitioning buckets depends on the number of queues available on each core. Larger the
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number of cores, larger are the buckets in each partitioning pass, and smaller is the number
of passes. However, the number of queues is limited by the M0 buffer capacity as explained
in Section 4.2. Similar to the sorting, the rate of improvement in the execution time of the
radix partitioning reduces with increasing number of buckets. Hence, a moderate number
of queues and the M0 buffer capacity are enough to obtain good speed up.

4.4

MapReduce
In MapReduce [28] programming model, user supplies a map and a reduce function.

The reduce operation is typically associative and commutative. First, the framework applies the map function to every key-value pair in an input array to generate a list of intermediate key-value pairs. This is called as the map phase. Next, the framework applies the
reduce function to all the intermediate pairs with the same key to reduce their values. This
is called as the reduce phase. This phase generates the output key-value pairs. Finally, the
merge phase sorts the output key-value pairs by the key. The merge phase is optional.
Talbot et al. [87] presented a general characterization of a MapReduce workload based
on three dimensions of the map and reduce operations - the map task to intermediate key
distribution, the number of values per key, and the computation per task with respect to
the framework overhead. The key to improve performance of a MapReduce operation on
a shared-memory parallel processor is to choose a correct implementation of the container
that stores the intermediate key-value pairs and use combiners on as many intermediate
key-value pairs as possible to compact the intermediate data before it is written to the
memory. Various MapReduce frameworks propose refinements to the crude description of
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the algorithm given above to obtain speed up on a multi-core and many-core processor,
or a GPGPU [40, 65, 50, 20, 87, 63]. The MapReduce model satisfies the requirements
for a QSM since each map and reduce task is data independent. Depending on the characteristics of the intermediate key-value data, and the map and reduce operation, both the
map and reduce phases present load imbalance if performed using a static schedule since
the time required for each map and reduce task is variable. Therefore, we need to use a
dynamic schedule. This section demonstrates the use of the level-2 and level-3 model for
the MapReduce operation. We assume that the reduce operation is associative and commutative.
The map phase is straightforward. On a level-2 model, it requires the shared queues
to form and execute a dynamic schedule. Each core picks the next available chunk of
the input key-value pairs from the centralized work-queue and emits the intermediate keyvalue pairs to an exclusive write queue. Optionally, the core can store these pairs in the
local memory, sort them and perform reduce operation on the values of the same key before
streaming out the intermediate key-value data to the global memory.
The reduce phase is carried out using merge sort algorithm combined with the reduce
operation. Each two-way merge takes two sorted blocks of the intermediate key-value
pairs and merges them. As keys from the two blocks are being compared, it also checks
for equality of the keys and performs reduce operation if the keys are equal. As a result,
the resulting merged block may be of length smaller than the sum of the lengths of the
input blocks. Since this is a combination of the merge and the reduce operation, it is called
merge-reduce operation. Since the length of the blocks to merge-reduce may be variable,
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this phase also needs a dynamic schedule. At the end of the merge-reduce passes, the
final output is a sequence of the output key-value pairs sorted by the key. If a level-3
model is available, the M1 buffer could be used to perform merge-reduce operations on
the intermediate key-value pairs stored in the buffer before streaming it out to the global
memory. This reduces the total cost of the algorithm due to reduction in the volume of the
global memory data access.
This scheme will produce load imbalance in the last few merge-reduce passes as the
number of blocks to merge-reduce drops. However, since the intermediate data is already
compressed, these passes will require a much lower volume of the read/write data from the
global memory. Therefore, the idle cores will not severely degrade the performance.

4.4.1

Execution Time on a Level-2 Model

This analysis assumes that the dynamic schedule is optimal and it completely hides the
overhead of activation and deactivation of the exclusive queues using parallel slackness.
Let N1 be the number of input keys and N2 be the number of output keys.
The map operation emits intermediate key-value pairs from for each input key-value
pair. The transformation could be compute-bounded (for example, in case of the k-means
clustering). Even if it is not compute bounded, the map phase is more likely to be computebounded due to the local memory sorting and reduction performed by the cores before
writing the sorted block to the global memory. Therefore, this analysis assumes that the
map phase is compute-bounded. If a single map task takes, on an average, tm units of
time including the time for local memory sort, the total time required for the map phase is
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tm × N1 + (os + og ), where N1 is the number of input key-value pairs and the overhead
is due to the activation and deactivation of the shared queue and initial activation and final
deactivation of the exclusive queues of an execution context.
For the analysis of the merge-reduce passes, let us assume that the map phase produces
intermediate key-value pairs in an array in which the keys are distributed randomly and uniformly across the entire length of the array, and the array contains sorted blocks of length
u. Let us also assume that the reduction operation is an inexpensive associative and commutative operation (e.g. multiplication, addition etc.) that makes each merge-reduce pass
bandwidth-bounded. If each key appears on an average r times in the output of the map
phase, the total compression ratio of all the merge-reduce passes is r. This compression
is achieved in multiple passes. Since the keys are distributed uniformly and randomly, we
can assume that each i = 0, ..., s − 1 merge-reduce pass achieves a uniform compression
ratio of ra such that r = ras . Each ith pass consumes blocks of length (2ra )i u and produces
blocks of length (2ra )i+1 u using

1
2i+1

 rN 
2

u

merge-reduce operations. Therefore, the total


 
number of passes is s = log2 rNu 2 . Initial passes achieve full system bandwidth while
the last few passes achieve lower bandwidth due to reduced concurrency. The effective
1
bandwidth of the ith pass is Bp,i = min Bg , min P, 2i+1

 rN 


· Bc . Therefore, the exeP  ras−i +ras−i−1 
cution time of the merge-reduce passes is N2 × S(τ ) × s−1
+ s × (os + og ),
i=0
Bp,i
2

u

where S(τ ) is the size in bytes of an intermediate key-value pair. Therefore, the total time
of the MapReduce operation is given by Equation (4.9).
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t =tm × N1 + (os + og )
+ N2 × S(τ ) ×


s−1  s−i
X
r + rs−i−1
a

i=0

4.4.2

a

Bp,i

+ s × (os + og )

(4.9)

Architectural Implications

As u increases, the number of passes of the merge-reduce phase decreases. Similar to
the phase 1, version 2 of the sorting algorithm, u is limited by the size of the local memory
and the maximum allowed burst size for a queue. Therefore, processor designers need
to choose the size of the local memory and the M0 buffer carefully not to squander the
valuable chip area. See Section 4.2 for the explanation.
Similar to the sorting algorithm, the execution time of a level-3 MapReduce computation improves with improvement in the M1 buffer bandwidth. Therefore, a high bandwidth
M1 buffer is essential to gain performance.
The dynamic scheduling policy determines its effectiveness for hiding the overhead.
However, larger the overhead (og + os ), larger is the smallest chunk size that the schedule
can generate. A larger chunk size may produce load imbalance. Also, the block size of the
global memory and the service time of the queue schedule affects the overhead. Therefore,
these parameters also determine the effectiveness of the dynamic schedule.

4.5

Summary
The QSM fills the void of prescriptive access semantics in current processor architec-

tures and programming models that heavily depend on reactive mechanisms for minimizing
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data access latency costs. The examples in this paper demonstrate how the QSM fulfills
the objectives it envisioned in Chapter II about performance predictability, portability and
latency-amortization of shared memory parallel algorithms. Even though the model appears too restrictive at first glance, the examples in this paper show a number of ways to
use the QSM for a variety of algorithms and obtain exact execution time of an algorithm
that reflects the effect that architectural choices have on algorithm performance.
While the cost analysis requires precise knowledge of a QSP’s design parameters, it is
beneficial for two reasons. First, the architectural parameters in the execution time estimation allow hardware designers to readily see the relationship between design decisions
and an algorithm’s performance. This is especially important when the attainable transistor density is near saturation, which will compel processor designers to judiciously use
the available chip area. Second, the explicit dependence on the QSP design parameters
makes the cost prediction accurate and portable. Predictability is beneficial for algorithm
designers since they do not require run time performance tuning as long as the algorithm
conforms to the QSM. The performance predictability the model provides is an essential
ingredient to the the design of runtime schedulers since they can reliably predict performance of scheduling options without concern about subtle interactions between memory
access patterns and complex and reactive memory systems that are a common cause for
performance surprises in modern architectures.
A QSP shares many characteristics with a cache-based processor. An important difference between them is that in QSP, the components (such as queue buffer, memory controller etc.) prioritize spatial locality over the temporal locality. As a result, a cache-based
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processor can be morphed into a QSP and vice versa with minimal hardware changes. This
also implies that a queue streaming mode can coexist with the usual fine-grained, randomaccess, multi-core computing mode on the same hardware as long as a program uses only
one of these modes at a time.
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CHAPTER V
EXAMPLE APPLICATION

5.1

Introduction
This chapter demonstrates application and usefulness of the QSM model static lightweight

irregular computation such as the Euler inviscid flow solver. The mathematical description
of Euler equations and the structure of numerical computations in terms of data flow graph
is given in Section 5.2. The section also discusses the general characteristics of the computations. Section 5.3 introduces the concept of mapped reduction, which is a fundamental
operation in the implementation of the solver. Section 5.4 discusses the traditional, multicore implementation for a mapped reduction operation and Section 5.5 presents level-0
QSM schedule for the same. Section 5.6 presents various aspects of the modern multi-core
processors that need attention in order to emulate a level-0 QSM algorithm. Performance
of the gradient computation is presented in Section 5.7 as a test case to demonstrate that
the QSM schedule can be used on the test platform to yield net performance gain of the
computation. An alternative level-0 QSM schedule is presented in Section 5.8. Section 5.9
discusses the modifications to the computational structure of the Euler solver required to
adapt the level-0 QSM algorithm. Finally, Section 5.10 presents the performance experimental using the QSM schedule for the entire Euler solver.

98

5.2

Euler Inviscid Flow Solver
The Euler inviscid flow equations without body forces or heat transfer are given in

conservative form by Equation (5.1).

∂Q ∂E1 ∂E2 ∂E3
+
+
+
=0
∂t
∂x
∂y
∂z

(5.1)

Here, Q, E1 , E2 , and E3 are vectors given by,
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Here, ρ is the density, P is the pressure, V = [u, v, w] is the velocity, E = ρ e + 21 kV k2
is the total energy, and e is the internal energy of the flowing fluid.
The Euler solver used in this implementation uses second order finite volume formulation with Barth-Jesperson limiter [10] and HLLC flux [89]. It performs explicit time
integration using second order Runge-Kutta (RK2) method.
After reading the mesh file, the solver orients each face normal such that the face nodes
are ordered in anticlockwise direction when viewed from the normal’s positive side. This
forms a right-handed coordinate system on the face. The cell to the positive side of the
normal is considered the cell to the right with respect to the face. The one on the opposite
side is considered as the cell to the left. The faces that form boundary of the control volume
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have their normal pointing out. Thus, the boundary faces have no cell to the right. From
cell perspective, the faces which have their normal pointing into the cell volume are called
as lower faces and the ones with their normal pointing out are called as upper faces. This
arrangement gives two (one-to-one) face to cell maps called cell-to-right (Mcr ) and cellto-left (Mcl ) maps, and two (one-to-many) cell to face maps called lower (Mlo ) and upper
(Mup ) maps. After reading the mesh file, the solver computes and stores various mesh
metrics such as each cell volume and center, each face normal, area and center, and face
boundary condition.
The solver has three building blocks of computation: time integration (Figure 5.1),
residue computation (Figure 5.3), and scalar reconstruction (Figure 5.2). The figures have
components and color scheme that follows following pattern.
1. Operands: These are denoted by circular nodes.
(a) Cell operands: They represent values associated with cells. These are denoted
by orange colored circular nodes.
(b) Face operands: They represent values associated with faces. These are denoted
by lime colored circular nodes.
2. Operators: These are denoted by rectangular nodes.
(a) Non-transitional operators: They are denoted by solid colored rectangular nodes.
i. Cell operators: All their operands are cell operands. These are denoted by
orange rectangular nodes.
ii. Face operators: All their operands are face operands. These are denoted
by lime rectangular nodes.
(b) Transitional operator: They are denoted by a gradient filled rectangular nodes.
i. Cell-to-face operators: These operators produce face operands, but consume at least one cell operand. They are denoted by left-to-right orange to
lime gradient fill.
ii. Face-to-cell operators: These operators produce cell operands, but consume at least one face operand. They are denoted by left-to-right lime to
orange gradient fill.
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A transitional operator can iterate over either cells or faces. If it iterates over faces, it
needs Mcl and Mcr maps. If it iterates over cells, it needs Mlo and Mup maps. Figure 5.1,
5.3, and 5.2 do not show the invariant operands such as the mesh metrics (e.g. cell volume,
face area etc.) that are consumed by the operators.
The time integration: (see Figure 5.1) This computational block takes the vector of
conservative variables, Qn , defined at the cells at time step n and advances it to the next
time step n + 1 to obtain the solution Qn+1 . The time steps are dt seconds apart. To
advance the solution, it uses Runge-Kutta second order time integration. In Figure 5.1, R
is residue operator (described in next paragraph), T1 is the first RK2 step operator, and T2
is the second RK2 step operator.

Qn

R

R1

T1

Q0

R

R2

T2

Qn+1

Figure 5.1
Data flow graph of the Runge Kutta second order time integration operator used in the
Euler solver.

The residue computation: (see Figure 5.3). The residue computation is performed by
the R operator. This operator takes the vector of conservative variables, Q, defined at
the cells, extracts the primitive scalar variables P , T , u, v, w using the operators EP , ET ,
and EV . Then, each scalar variable is independently operated by the scalar reconstruction
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operator, LR, to determine left and right state at each face. These left and right states are
consumed by the flux operator, F, to produce HLLC flux F at the faces. The sum operator,
S, calculates residue R at the cells by summing the fluxes over the faces of each cell.
The scalar reconstruction: (see Figure 5.2). The scalar reconstruction is performed by
the LR operator. This operator takes a scalar, S, defined at the cells, processes it using the
averaging operator, A, to produce interpolated values of the scalar, S̄, at the faces. S is
again consumed by the maxmin operator, M, to produce maximum, Smx , and minimum,
Smn , value of S on either side of each face. S̄ is used by the gradient operator, G, to produce
average gradient, GS , of the scalar quantity at the cells. Smx , Smn , GS are consumed by
the limiter operator L to produce limiter, LS , for the scalar quantity. The extrapolation
operator, P, consumes, S, GS , and LS to produce limited value of the scalar quantity, S,
at the left and right side of each face.

A

S̄

G

Sl

GS

P

S

M

Smx

L

LS

Sr

Smn
Figure 5.2
Data flow graph of the scalar reconstruction operator used in the Euler solver.
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Figure 5.3
Data flow graph of the residue operator used in the Euler solver.
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S

5.2.1

Nature of Computations in the Euler Solver

Most of the operators involved in the Euler solver, except L and F, have low computational intensity. Therefore, their execution time is dominated by data access cost. The
transitional operators use the maps Mcl , and Mcr or Mlo and Mup which represents scattered
data access. Due to this, the data access cost of these operators is dominated by latency.
The computational data flow graphs shown by Figure 5.1, Figure 5.3, and Figure 5.2 indicate that the sequence of computations involves frequent transfer of information from cells
to faces and faces to cells according to the maps. Therefore, the latency cost is incurred
several times in each time step. Since the mesh topology is invariant for the duration of the
computation, the maps and the scattered data access pattern emerging from their use does
not change for the duration of the computation. This fact can be utilized to reorder the
cell and faces once, before the computation starts, such that the data movements across the
memory hierarchy are minimized. Some examples of cache efficient reorderings are the
Hilbert space filling curve [41, 8] or the reverse Cuthill-McKee [23, 22] order. Since the
renumbering is reused several times afterwards, the reordering cost is amortized. Therefore, the Euler solver is an example of static, lightweight and irregular computation.

5.3

Mapped Reduction Operation 1
Each transitional operator in the Euler solver is a mapped reduction operation. Let us

take the example of the gradient operator, G, (see Figure 5.2) to understand semantics of
the mapped reduction operation. The gradient operator, G, applies discretized form of the
1

A. Zope and E. Luke, “A block streaming model for irregular applications,” 2018 IEEE International
Parallel and Distributed Processing Symposium Workshops (IPDPSW). IEEE, 2018, pp. 753–762. c 2018
IEEE
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Green-Gauss theorem (as shown in Equation (5.2)) to each cell in the mesh [86]. For a
cell based finite volume scheme, it determines cell based average gradient, GS , of a scalar
quantity, S, using values of the scalar quantity calculated at the faces, S̄. S̄ is determined
by A by applying some form of interpolation to S.


GS,i =

1 
Vi


X

S̄j × Aj × n̂j −

j∈Mup (i)

X

S̄j × Aj × n̂j 

(5.2)

j∈Mlo (i)

Here, S̄j , n̂j , and Aj are interpolated scalar quantity, normal and area of a face fj .
Vi and GS,i are the cell volume and average gradient of S at a cell ci . The summation
operation in Equation (5.2) represents reduction of the face values that are related to a
cell ci through the maps Mlo and Mup . Therefore, this type of computation is termed as a
mapped reduction. Its specification includes one or more maps that specify association
between two collections of entities - source entities and destination entities, a unit value,
and a join operation. The unit value is usually identity of the join operation. The join
operation is usually an associative and referentially transparent operation that specifies
how values of one or more entities in the source collection should be combined with a
value of an entity in the destination collection. For the gradient computation, the faces are
source entities, the cells are destination entities, summation is the join operation, and zero
is the unit value.
Gradient computation on each cell is data independent. Hence, G has abundant data
parallelism. Also, each cell computation has predictable number of data references and
compute cost. All the other transitional and non-transitional operators in the Euler solver
also have abundant data parallelism and fixed number of arithmetic operations and data
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references that are known before the computation begins. Next two sections describe implementations of the mapped reduction operation in context of a random access machine
and the QSM using the gradient computation as a test case.

5.4

Traditional, Scattered Access Algorithm for Mapped Reduction 1
Let us first see how the data used in the gradient computation is laid out in the main

memory. Assume that a computational mesh has Nc cells and Nf faces. Also, assume
that the cells are numbered as ci ; i = 0, ..., Nc − 1 and the faces are numbered as fj ; j =
0, ..., Nf − 1. Let G and V be arrays of size Nc that store the gradient (GS ) and volume (V )
of the cells, respectively, according to the given cell order. Similarly, let Sf, A, and n be the
arrays of size Nf that store the interpolated scalar value (S̄), area (A), and normal (n̂) of
the faces, respectively, in the given face order. Let Mup and MOup be the arrays of indices
that store the cell to upper face connectivity such that for a cell ci , its faces f ∈ Mup (ci )
are given by indices stored in the range MOup[i] to MOup[i+1]-1 of the array Mup.
Similarly, let Mlo and MOlo be the arrays that store the map Mlo in the similar fashion.
Since the face to cell maps are one-to-one, they are stored in arrays Mcr and Mcl of length
Nf such that the cell to the right of a face fj is given by Mcr[j] and the cell to the left
of the face is given by Mcl[j]. If Mcr[j] is negative for a face, it is the boundary face.
Due to the ability of the random access machine to access any data in the main memory
in any order, implementation of a mapped reduction operation on such a machine follows
from its mathematical description as demonstrated by the pseudocode in Figure 5.4.
1
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Figure 5.4
Pseudocode for the gradient computation.
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However, this is not the only way to express the computation. There are two ways
to perform any mapped reduction depending on whether destination to source (MD→S ) or
source to destination (MS→D ) maps are used. These variants are depicted in Figure 5.5.
Pull reduction: This approach uses destination to source maps (MD→S ). It performs
iterations on the destination entities. In each iteration value of current destination entity is
set to the unit value. Then the maps MD→S are used to read values of related source entities. These values are combined with the values of the current destination entity using the
join operation. Since the maps MD→S represent inflow of data from source to destination
entities, they are termed as pull maps. The pseudocode in Figure 5.4 is a pull reduction
representation.
Push replication: This approach uses source to destination maps (MS→D ). In this approach, values of all the destination entities are set to the unit value. Then, iterations are
performed on the source entities. In each iteration, values of the current source entity are
used to update the values of related destination entities according to the join operation.
Since the maps MS→D represent outflow of data from source to destination entities, they
are termed as push maps.
Apart from the pull or push structure of a mapped reduction, effective utilization of a
multi-core or many-core system requires attention to many details. On these processors,
the read/write requests to the DRAM are served through a hierarchical cache system which
is also responsible for transparently retaining frequently used data in a higher level so that
it can be served to the cores with a low cost. For effective utilization of the cache system,
numerical PDE solvers generally reorder the cells and faces such that the mapped accesses
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present higher temporal locality of data to the cache system. This rearrangement results
in higher cache hit rate, hence, lower access time. Some examples of locality improving
orders are reverse Cuthill-McKee (RCM) [23, 22], space filling curve (SF) [8, 41, 68] etc.
Different levels of the cache have different latency of the data access. Due to difficulty
in determining the level of the cache from which a particular data item will be fetched
during execution of an irregular computation, it is hard to predict most suitable order for
the scattered data accesses. Therefore, these implementations rely on experimental results
to determine which ordering is best for a given problem.

F

C

F

C

M −1

M

Pull map
M −1 : C → F
(Contraction)

Push map
M :F →C
(Replication)

Figure 5.5
Pull reduction and push replication.
Note: c 2018 IEEE

The shared DRAM and the private caches of the cores present some complications to
the scattered accesses. Since the modern processors support concurrent read and write to
a location in the shared global memory, it leads to race conditions that result in indeterminacy of the computational results. The cache system handles the concurrency by enforcing
a cache coherency protocol (e.g. MESI [46]) that maintains a consistent state of the data
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across the private caches of these cores. Programs that need to enforce a particular order of
the reads and writes across the cores need to tap into the cache coherency protocol by using
mutex or atomic primitives (such as std::atomic of the C++ 11 standard [2], atomic
pragma of the OpenMP standard [74]) or processor provided memory fence instructions
(such as mfence, sfence and lfence of the Intel R processors [46]). These operations
are expensive. Therefore, programming techniques that reduce the overhead of these accesses while maintaining determinacy of computations are essential [15, 71]. Also, special
care is required in the distribution of computations and data to the cores to avoid hidden
performance penalty situations such as false sharing [90].
In addition to this, the memory system parameters such as the number of cache levels,
cache size and associativity, width of the load and store operands, overhead of cache coherency varies from processor to processor. Also, the hardware and software prefetchers
have different behavior on each processor, which may help or hinder the memory system
operation for different types of computational loads and access patterns [61]. These factors make it hard to achieve portable performance across different architecture types or
even across different generations of the same architecture.
The mapped reduction is much straightforward to schedule for multi-core execution.
Since it has abundant data parallelism, a schedule that maps the computations to the cores
such that each core gets a uniform and contiguous working set is sufficient. The OpenMP
code for both the pull and push versions of the gradient computation are shown in Figure 5.6 and Figure 5.7. To implement the pull mapped reduction, the destination array
needs to be partitioned and distributed to the cores. This causes concurrent reads in the
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source arrays but makes the writes exclusive. Therefore, it is free from race condition.
On the other hand, the push replication requires partitioning and distribution of the source
arrays to the cores. This causes concurrent writes which require atomic primitives to avoid
indeterminacy. Also, the push replication gradient computation requires two extra passes
over the destination array - one to set each element’s value to identity of the reduction operation and another to divide the reduced sum by the volume of the cell. Hence, the push
replication version is usually slower than the pull reduction.
Table 5.1 shows performance results of the multithreaded gradient computation on the
test platform (see Chapter A). Both the pull and push versions were tested on a tetrahedral
mesh consisting of ≈ 5.5 million cells and ≈ 11 million faces with three different cell
orders - the original order as specified in the grid file, the order obtained from reverse
Cuthill-McKee [23, 22] and that obtained from Hilbert space filling curve [8, 41]. As
expected, the pull reduction is much faster than the push reduction. Also, the locality
improvement resulted in lower execution time.
Table 5.1
Execution time of scattered access gradient computation.
Cell Order
Pull Reduction (sec) Push Replication (sec)
Original
0.08283049
0.145739641
Reverse Cuthill-McKee
0.03962708
0.078268944
Hilbert space filling
0.025988533
0.077740784
Note: c 2018 IEEE
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Figure 5.6
C++ code for the pull reduction version of the gradient computation using OpenMP.
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Figure 5.7
C++ code for the push replication version of the gradient computation using OpenMP.
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Figure 5.8
Performance of the gradient computation that uses scattered accesses with respect to the
roofline plot of the Intel R Xeon R E5-2680 v2 processor.
Note: c 2018 IEEE. Point T indicates the highest performance that any computation for the computational intensity of 0.23 can possibly achieve.
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Now, lets analyze the performance of the gradient computation with respect to the peak
memory and computational throughput of the test platform using the roofline plot of the
test platform [97, 62, 1] to obtain an absolute reference for the performance of the scattered
access implementations. Normally, experimental determination of the arithmetic intensity
(flop/byte ratio) of a computation is performed using performance monitoring units (PMU)
available on the test platform [46] and a library (such as PAPI [70]) that allows a user
mode program to collect the performance counters. However, such type of analysis was
infeasible/inaccurate in this case for two reasons. First, the PMU counters for measuring
the number of arithmetic operations tend to overshoot the actual count due to speculative
execution cores. Second, the DRAM traffic measurement was not possible on the test
platform due to lack of administrative privilege. Therefore, an approximate theoretical
analysis is used here. Theoretically, each tetrahedral cell requires 32 arithmetic operations
for the gradient computation. Therefore, the total number of arithmetic operations for the
5436517 cells of the mesh is 32 × 5436517 = 173968544. For the DRAM traffic volume,
we assume that all the cache misses are compulsory. This assumption gives us a best-case
estimate. It is a valid assumption for this analysis since the locality improving reordering of
the cells and faces would cause the true DRAM traffic to approach the best-case estimate.
The pull version iterates over cells and accesses cell volume, gradient and face normal,
area, average values in addition to the lower and upper maps. This gives the total DRAM
traffic of 743114152 bytes for the pull version. The push replication version first sets all
the gradient values to zero, then iterates over faces and accesses the cell gradient, face
normal, area, average values, then again accesses the gradient to divide by the cell volume.
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This gives the total DRAM traffic of 961324400 bytes for the push version. Therefore, the
flop/byte ratio is ≈ 0.23 and ≈ 0.18 for the pull and push version, respectively. This data
was plotted on the roofline plot of the test platform as shown in Figure 5.8. The roofline
plot was obtained using the Empirical Roofline Toolkit (ERT) [62, 1]. It shows that the
performance of the gradient computation is bounded by the data access cost for both the
versions and all the three orderings. It also shows that the pull reduction with Hilbert
space filling curve order (shown by point C in the graph) performs fastest among all the
other version and reordering combinations. However, its performance of ≈ 6.7 Gflops/s is
still ≈ 4 Gflops/s short of the peak machine computational throughput of ≈ 10.6 Gflops/s
(indicated by point T) for that computational intensity, leaving some room for potential
performance gain if the cost of the data access could be reduced.

QSM Level-0 Algorithms for Mapped Reduction 1

5.5

This sections outlines the transformations needed to convert a mapped reduction expressed using scattered access to a QSM implementation.

5.5.1

Distribution Schedule

This version of the level-0 QSM implementation is based on the observation that the
operation of the push replication version of a mapped reduction, which accesses values
in the source arrays in sequential order and replicates them to the destination arrays using scattered writes, is semantically the same as the radix partitioning with the number
1
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of output buckets same as the length of the destination array. Unlike the random access
machine, the level-0 QSM allows sequential writes to a limited number of distinct regions
of the global memory due to the finite number of queues. Therefore, to realize the full
replication of the values in the source arrays, multiple stages of the radix partitioning are
required. These stages are depicted in Figure 5.9 by a tree. The root of this tree forms the
first stage, its children the second stage and so on. Each stage produces data that is more
localized than in the previous stage. After the final stage, the source data that is required by
each destination array element is in consecutive order in the staged array. At this point, the
destination array values can be produced by scanning over the staged array and applying
the reduction operation over appropriate cluster of consecutive values in the staged array.

Distribution
Operators
(Push Phase)

Source array
Stage 1
Stage 2

Staged array

Zipper
Operator
(Join)

Stage 3

Destination array

Figure 5.9
Mapped reduction using a tree of distribution operators.
Note: c 2018 IEEE
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Each node in the push stage is a queue streaming kernel that reads from one queue and
writes to one or more queues in sequential order. In the computation phase, the kernel
performs a number of iterations. In each iteration, it reads the top value from each read
queue, concatenates them to produce a pack of values, pushes the pack to one or more write
queues, and advances each read queue by one value. Due to the nature of its operation, the
kernel is termed as a distribution operator. The operator needs a distribution schedule to
function. Such a schedule provides the operator information regarding the access region
of each queue as well as the subset of write queues to which the pack of values needs to
be pushed in each iteration. The distribution schedule is determined from the source to
destination maps (a.k.a. push maps). These maps provide association from a source index
to one or more destination array indices.
When the maps change frequently, the schedule is generated dynamically during the
distribution stages. This is termed as dynamic distribution schedule. In this scheme, each
pack is tagged with one or more destination array indices to which the values in the pack
contribute. These indices are termed as keys. Then, a fixed range of bits from each key is
used to determine the write queues to which the pack needs to be pushed. A distribution
operator determines the bit range used for determination of output buckets based on the
push stage in which it operates. Let us say that a push stage i processes wi bits. Then,
the distribution operator in the first push stage (i = 0) processes w0 most significant bits
(MSB), the operators in the second push stage (i = 1) process next w1 MSBs, and so on.
In practice, wi is limited by the number of write queues available to a stage on a QSP. If
wi bits are processed in a stage, each operator in that stage needs 2w write queues. The
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first stage of the distribution schedule may read from more than one queues due to more
than one source arrays. Hence, it may be able to use a small number write queues. The last
stage may be able to use only a small number of buckets if there are a few bits to process.
When the destination to source maps do not change or change infrequently, the distribution schedule can be prerecorded by preprocessing the maps. This is termed as static
distribution schedule. In this scheme, the distribution schedule stores only the information
such as the read and write queue regions for each operator and the bucket for the pack of
values in each iteration. Since the number of write queues are limited, the buckets can
be represented by an 8 bit integer. Also, the schedule does not need to attach keys with
each pack. These optimizations produce bandwidth reduction. An advantage of the static
schedule is that once it is precomputed, it can be used several times, thus, amortizing the
cost of its generation.
After the distribution stages are complete, a zipper operator performs reduction of
values in each cluster of consecutive packs to produce destination array values. The zipper
operator is also a level-0 queue streaming kernel that reads variable number of values from
a read queue, performs reduction operation, and writes the result to one or more destination
arrays through write queues.
In each stage of the distribution schedule, the total number of output buckets grow
exponentially and the length of the access regions reduces exponentially. Also, the amount
of data grows with each successive stage. However, the data volume remains bounded due
to bounded arity of the destination to source maps.
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Multi-core implementation of both the static and dynamic distribution schedule can
pose some challenges. For a dynamic schedule, the regions of the read and write queues for
a distribution operator cannot be known in advance. However, this issue can be alleviated
by allocating buffers large enough to not overflow during the operation of any distribution
operator. Such an upper bound can be derived from characteristics of the maps. A static
distribution schedule is free from such concern since the access regions of the read and
write queues can be determined while recording the schedule. Another challenge in the
multi-core implementation is regarding distribution of the work to the cores. The first
stage of the distribution schedule has only one distribution operator. Hence, all the cores
need to work collaboratively on the operator. In the later stages, either all the cores can
operate on the same distribution operator or different distribution operators. If the cores
operate on the same distribution operator, care is required in distributing the work to the
cores so as to balance the load, similar to the first stage. In a static distribution schedule,
this is easy to achieve. If the cores operate on different distribution operators, there could
be load imbalance since each operator has different amount of replication. If the maps have
a uniform arity from each source entity (as is the case of the Euler solver), each operator
has similar amount of work load.
Since the distribution operators perform only sequential data movement and no arithmetic operations, the performance of each distribution stage is bandwidth bounded. If
the join operation is also light weight, the execution time of this transformation depends
only on the data volume. With this assumption, we now analyze the cost of the distribution schedule on a level-0 QSM. We make further simplifying assumption that the num120

ber of write queues of each distribution operator is b and the load is perfectly balanced
among all the cores. If the destination array contains N values, this algorithm requires
m
l
2 (N ))e
stages. Each stage consumes O(n) words and produces O(n) words
s = dlog
blog (b)c
2

where n is the amount of data in the source array. Therefore, the amount of data transferred from and to the global memory is V = O((s + 1) × 2n). The +1 in (s + 1) is due
to the zipper operator. If Bp is the effective bandwidth of the participating cores, the time


(as per Equation (2.1)) on the level-0
required for this computation is t = O 2n(s+1)
Bp
QSM. For the transitional operators in the Euler solver, the exact amount of data accessed
can be determined a priori once the distribution schedule is generated. Hence, it is possible
to get accurate estimation of the execution time of this schedule.

Stage 1
Stage 2

Staged array
Stage 3
Stage 4

Mapped Join
Operators
(Pull Phase)

Distribution
Operators
(Push Phase)

Source array

Destination array

Figure 5.10
Mapped reduction using distribution and mapped join operators.
Note: c 2018 IEEE
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Improvement in the execution time of the level-0 QSM distribution schedule can be
obtained if a level-1 QSP is available. The level-1 QSP has a local memory available on
m
l
2 (N ))e
stages. If the local memory
each core. In this case, we do not need all the dlog
blog (b)c
2

is large enough to store k values, the distribution tree can be truncated as soon as all the
output streams of a stage reach the size of ≤ k. At this point, the join operation of the zipper
operator can be fused with the replication operation of the distribution operators to directly
produce values in the destination array. Fusion of the zipper operator and the distribution
operators in the last stage produces mapped join operators. A mapped join operator loads
data from the global memory to the local memory, performs reduction operation by directly
accessing values in the local memory in scattered manner to produce a chunk of destination
array values and writes the chunk to the destination array using write queues. Depending
on the size of the local memory one or more distribution stages could be fused in this
fashion. In addition to this, the local memory can be used to fuse additional distribution
stages by performing partial reductions in the local memory. This would transform the
distribution stages to one or more stages of the mapped join operators. Distribution phases
represent expansion of data. Therefore, they are similar to the push replication. On the
other hand, the mapped join operators perform contraction of data. Therefore, they are
equivalent to the pull reduction. In this way, the fusion produces a hybrid variant of the
push and pull reduction. This gives algorithm designers control over expansion of the data
and the number of stages with guarantee of predictable execution time under the QSM.
This transformation is depicted in Figure 5.10.
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Though this transformation replaces low performance scattered access with high performance streaming access, it requires several passes over the source data. Therefore, if
the scattered data accesses are rearranged for higher temporal locality, larger L2 and L3
caches (typically found on the modern processors) can easily reduce the effective data access latency. As a result, the relative benefit from streaming is reduced simply because
the distribution passes need to traverse the entire data several times. Therefore, unless the
given source to destination map has poor locality and/or very high arity (both of which
are not the case with the operators and maps in the Euler solver), the distribution schedule
performs poorly compared to the scattered access version. However, the distribution schedule is useful to produce duplication of a small fraction of data necessary in the look-back
schedule described in Section 5.5.2.

5.5.2

Look-back Schedule

This sections introduces a look-back schedule for performing the mapped reduction.
The schedule uses the look-back access provided by the read queues to take advantage of
the locality of data already loaded in the high speed queue buffer as part of their prescribed
streaming access. The transformations described in this section are conceptually similar
to the Version 3 of the SpMV computation described in Section 4.2.1.3. Following two
sections describe the look-back schedule for cell and face computations, respectively.

5.5.2.1

Look-back Schedule for Cell Computation

The look-back schedule for mapped reduction is based on the pull reduction version of
the scattered access implementation, but it requires a particular order of the face data that
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is inspired by the look-back access provided by the read queues, in addition to the locality
improving order of the cells. This is called as first read order. For a given cell order, let
us assume that Fi is the set of faces accessed by the cells in the set c0 , ..., ci . If j < k for
each pair of faces (fj , fk ) ∈ Fi−1 × (Fi \ Fi−1 ), then the faces are in first read order. For a
given cell order and cell to face maps, the first read order of the faces is obtained by greedy
numbering of the faces as they are visited while enumerating the cells in the given order.
The order is depicted in Figure 5.11. Note that, the cell ci accesses a three faces in the range
[f0 , fj ] and the immediately next cell ci+1 accesses the faces in the range [f0 , fj+2 ]. Thus,
as cell computation moves from ci to ci+1 , the current position in the face stream advances
by two values. In terms of the QSM this means that, if a read queue is used to read from a
face array, as cell computation moves from cell ci to cell ci+1 , the queue advances by two
values, that is, it brings two new values in the look-back of the queue buffer at the head
of the queue and evicts two values from the look-back buffer at the tail of the queue. The
newly read faces, fj+1 and fj+2 are called as first read faces for the cell ci+1 . Further, if
the cells are arranged using a locality improving order, most of the face data references
are found in the look-back of the read queue as computations are performed on the cells in
their given order.
In addition to the locality optimization achieved by the first read order, the look-back
schedule requires that the face data that is not available in the look-back is supplied to the
cell computation through a separate queue that reads from a copy stream. The copy stream
contains duplicated face values arranged in the order in which they are consumed by the
cell computation. For cell to face maps that are based on a low dimensional space (such
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as the 2d or 3d space for a PDE solver), the length of the copy stream is much smaller
compared to the length of face arrays since most of the face references are resolved from
the look-back in the face arrays. Since the QSM queues also provide look-back access to
the copy stream, further reduction in the length of the copy stream can be achieved due to
reduced duplication.

face stream
f0

···

fj−7

fj−4

c0

···

ci

fj−3

ci+1

fj

···

cn

fj+1

fj+2

···

fp

cell stream

Figure 5.11
First read order of the faces with respect to the given order of cells.
Note: refer to [101]

Execution of this algorithm requires two phases - copy phase followed by compute
phase. The copy phase generates the copy stream using distribution stages as described in
Section 5.5.1 and the compute phase performs the actual computation using the look-back
schedule.
The copy phase and partitioning of the face arrays: The faces whose values appear in
the copy stream are termed as copy faces and the remaining faces are termed as non-copy
faces. Due to small size of the copy stream, its generation requires a small amount of time.
However, if the copy faces are scattered throughput the face arrays, the first stage of the
distribution schedule (that is required for generation of the copy stream) would need to
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scan the entire face array but would use only a small fraction of it for the duplication. This
wastes the bandwidth cost. To alleviate this issue, the face index space is partitioned as
follows. The faces are first numbered in first read order, then the copy faces are annotated
and separated from the non-copy faces. As a result, each face array has two sections, one
that has copy faces, and another that has non-copy faces, with faces in both the sections
arranged in first read order with respect to the cells. Now, the distribution schedule for
copy stream generation needs to scan over only the copy section of the face arrays. Under
this partitioning scheme, the look-back schedule for the computation phase can access the
copy and non-copy parts of the face arrays as well as the copy stream with look-back and
realize the cell computation. Similar partitioning scheme is described in Section 4.3.5.5
for the SpMV computation.

look back window

face stream
f0

···

fj−7

fj−4

c0

···

ci

fj−3

fj

ci+1

···

···

fj−7

cn

fj−3

fj+1

fj+2

···

fp

cell stream

···

copy stream

Figure 5.12
Computation of cell ci of Figure 5.11 using the look-back schedule.
Note: Refer to [101]. The value fj−7 is not available in look back due to limited look back distance. It is supplied to the computation by the copy stream.
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The compute phase: The compute phase executes the cell based mapped reduction by
performing only one pass over the data in the main stream and the copy stream. Hence, the
look-back schedule is more likely to produce speed up over the scattered access pull version. The computation on two consecutive cells ci and ci+1 shown in Figure 5.11 is realized
under the look-back schedule as shown in Figure 5.12 and Figure 5.13, respectively.
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Figure 5.13
Computation of cell ci+1 of Figure 5.11.
Note: Refer to [101]. The value fj−3 is not available in look back since the
look back window has advanced to fj+2 . It is supplied to the computation by
the copy stream.
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Multi-core Look-back Schedule: For multi-core execution, the cell array is partitioned
into equal sized chunks and each core is assigned one chunk. Also, each core requires its
own copy stream. Due to the cell partitioning, the face arrays also need further partitioning.
In this scheme, each core has a core-specific part of copy faces and core-specific part of
non-copy faces. In addition to this, some faces may be accessed from more than one cell
partitions. Such faces are termed as core-shared copy faces and stored in a separate part
of the face arrays. As a result of this rearrangement, for a multi-core look-back schedule,
the face index space has parts as demonstrated by Figure 5.14. Note that, even though the
core-private copy and non-copy faces are in first read order with respect to the respective
core-private cell parts, it is not true for the core-shared faces. Hence, no look-back is
performed in the core-shared part of the face arrays.

5.5.2.2

Look-back Schedule for Face Computation

Even though the faces in the non-copy part of the face index space appear in first read
order with respect to the cells, the converse is not true. That is, when the faces are traversed
in sequential order to perform face based computations, the cells are not guaranteed to be
in the first read order with respect to the faces. This would pose difficulty in generating a
look-back schedule for the face computations similar to the cell computations. However, if
the face computations are performed in reverse order, that is, if the face arrays are traversed
in reverse order while performing the face computations, the cells appear in first read order
with respect to the reversed face order. This observation is the basis for generating lookback schedule for the face computation.
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Faces processed by the
copy phase
CFshared
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Ft0
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Ft1
···
face index space

cell index space

CFshared : core shared copy faces
CFt0 : copy faces of core 0 (arranged by first read w.r.t. Ct0 )
CFt1 : copy faces of core 1 (arranged by first read w.r.t. Ct1 )
Ft0 : non-copy faces of core 0 (arranged by first read w.r.t. Ct0 )
Ft1 : non-copy faces of core 1 (arranged by first read w.r.t. Ct1 )
Ct0 : cells of core 0 (arranged by locality improving order)
Ct1 : cells of core 1 (arranged by locality improving order)
Figure 5.14
The face order for multithreaded execution of the look back schedule on a QSP with two
cores.
Note: refer to [101]
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The face computation under this schedule also involves copy and compute phases.
However, unlike the face index space, the cell index space is not partitioned in copy and
non-copy parts. Hence, the copy phase needs to scan the entire cell index space in the first
phase of the distribution schedule. However, in a finite volume mesh, the number of cells
are smaller compared to the number of faces. Hence, the wastage of bandwidth is small.
The computation phase is similar to the cell computation phase.
For multi-core execution, reverse iterations are required over the cells due to the partitioning of the face index space. In each iteration, the queues for the cell data (which are
configured to read in reverse order from the core-private part of the cell arrays), advance
by one value and computations for the first read faces of the current cell, in both the copy
and non-copy parts of the core-private face index space, are performed. Similar to the
cell computation schedule, the cell data that is not found in the look-back of the cell read
queues is supplied to the computation through the copy stream that was generated by the
copy phase.

5.6

Emulation of the Level-0 QSM on Modern Multi-core Processors 1
Modern processors do not strictly conform to the QSM. However, features similar to the

Cg -queues, look-back buffer and local memory are implied in the memory system design.
To simulate the QSM look-back schedule on the test platform some platform specific code,
control structure and tuning was required. This section describes the techniques used to
emulate the level-0 QSM on the test platform.
1
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The processor on the test platform is equipped with hardware prefetchers that are similar to the queues, and a hierarchical cache that functions similar to the local memory and
look-back buffer. But the processor does not guarantee data placement in the cache or the
prefetching rate the way a QSP would. For example, the processor on the test platform
has four types of hardware prefetchers - the data cache unit and instruction stride based
prefetchers that prefetch to the L1 cache, the spatial prefetcher and the streamer for the L2
and L3 cache [46, 45] that, in combination with the cache system, should function similar
to the read queues and the look-back buffer in the QSM. However, the they do not provide
guarantees such as latency-free access or low and uniform look-back access due to their reactive nature. The prefetchers are triggered by sequential or strided access in either forward
or backward direction within a 4K page. There can be up to 32 such streams on a core and
the streamer can run up to 20 cache lines ahead of current load request. This sounds like
a very aggressive prefetching. However, the strict sequential/strided access pattern they
expect has limited applications. Also, the amount of prefetching varies based on other activities in the memory system and these interactions are not well documented. In addition
to this, it is easy create situations that reduce effectiveness of the prefetchers. Consider an
example of LU decomposition of a small fixed size matrix. It has irregular access pattern
but it is limited to the extents of the matrix size. When the computation is sequentially
applied to such matrices stored in an array, effectiveness of the hardware prefetchers may
reduce and result in load latency experienced by the computations. To handle this type
of situation, the processors also provide software prefetch instructions. Their judicial use
is essential since they consume processor resources. On the other hand, they operate on
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a single cache line. Hence, a given instruction window in a QSM algorithm may require
many prefetch instructions. The cache system also functions as a temporary storage for frequently used data which may get evicted if the prefetchers become too aggressive. Another
factor that contributes to the lack of performance guarantee of the look-back read access
is the cache replacement policy. Even though the cache tries to emulate behavior close to
the least recently used (LRU) policy in general, there may be some specific enhancements
such as dynamic insertion policy (DIP) [78], re-reference interval prediction (RRIP) [47]
etc. that can prevent low and uniform look-back access. Since the hardware vendor of the
test processor does not disclose these specific details about the function of the cache, it is
impossible to predict how the queue streaming access would perform on the test platform.
Fortunately, for the test platform and the gradient computation, the cache replacement policy and the prefetchers seemed to work quite well with some platform specific code and
control structure, though not at the peak memory throughput of the platform demonstrated
by the STREAM benchmark.
The emulation of the read queues for the look-back gradient computation required software prefetch instructions to gain maximum bandwidth. However, the gain was only about
1 to 1.5 GB/s of bandwidth. Manual tuning was required for the prefetch distance, prefetch
cache level and the number of prefetch instructions since excessive software prefetching
degraded the bandwidth. The test processor provides streaming store instructions that perform DRAM writes, bypassing the cache system. These are useful for emulating the write
Cg -queues. The streaming stores free the cache for other uses such as look-back access
for the read queues of the QSM. They require cache line aligned accesses and full cache
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line writes. The penalty of partial cache line writes is significant since it incurs the cost
of a full bus transaction (see Appendix A). However, the streaming store instructions on
the Intel R Xeon R E5-2680 v2 processor write to only half of the cache line at a time.
To enable full cache line writes, the processor maintains a write combining buffer which
accumulates partial cache line writes issued within a small time window. Once it is full,
a bus transaction is issued. This is called as write combining. To use write combining on
the test processor, the emulated write queues used a small buffer (≈ 6 cache lines) for the
write data which is streamed to the DRAM once it is full. This is called as software write
combining [46, 45]. Also, special care was required at the beginning and end of the access
region of the write queues for the partial cache line writes. The masked streaming store
instruction - maskmovdqu - was used for this purpose. This is similar to loop unrolling,
except that the loops are not actually unrolled in the instruction stream. However, the software write combining introduces extra control overhead in the cell or face computation
loops.
With these platform specific tuning and special code, fairly good bandwidth for both
the distribution and look-back schedule for the gradient computation could be achieved.
On a different hardware, it might require re-tuning. The need for performance tuning is an
artifact resulting from the non-conformance to the QSM. If a processor provides a mode
in which the cache replacement policy, the prefetchers, and the memory controller morph
to the QSM specification, there will be no need of tuning. It would also save the control
overhead as well as the resulting branch misprediction, that are a consequences of the need
to emulate the QSM behavior. Also, QSM conforming applications will have predictable
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cost across all the QSM conforming architectures. This will ensure performance portability
as well.

5.7

Performance of the Gradient Computation on Level-0 QSM 1
This section presents performance results of the gradient computation that uses the

look back schedule on the two test platforms. Its execution time was compared to that
of the optimal (Hilbert space filling curve ordered) pull reduction that uses scattered accesses. Following figures show various performance metrics as a function of the look-back
distance.

Figure 5.15
Time vs look-back distance for the QSM version of the gradient computation.
Note: c 2018 IEEE

1
A. Zope and E. Luke, “A block streaming model for irregular applications,” 2018 IEEE International
Parallel and Distributed Processing Symposium Workshops (IPDPSW). IEEE, 2018, pp. 753–762. c 2018
IEEE
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Figure 5.16
Speedup vs look-back distance for the QSM version of the gradient computation with
respect to the optimized (ordered by Hilbert space filling curve) pull reduction that uses
scattered accesses.
Note: c 2018 IEEE

Figure 5.17
Comparison of predicted and actual execution time vs look-back distance for the QSM
version of the gradient computation.
Note: c 2018 IEEE
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Figure 5.18
Predicted data volume vs look-back distance for the QSM version of the gradient
computation.
Note: c 2018 IEEE

Figure 5.19
Bandwidth vs look-back distance for the QSM version of the gradient computation.
Note: c 2018 IEEE
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Figure 5.15 and Figure 5.16 show that on the test platform, the look back schedule of
gradient computation achieved a speed up of ≈ 1.45. It also achieved a flop rate of 10.69
Gflops/s for the compute phase and 9.86 Gflops/s for the total computation (including the
copy phase). This shows that the transformation could close the performance gap observed
in the roofline plot of Figure 5.8. Also, note that the pull reduction does not use QSM.
Hence, it has a constant execution time in Figure 5.15. However, it is not predictable since
it is dominated by latency of the scattered data accesses, which is unpredictable. When a
different ordering was presented, the pull reduction had different execution time (see Table 5.1). On the other hand, execution time of the QSM version is predictable as it solely
depends on the system bandwidth and data volume due to its bandwidth boundedness. The
system bandwidth is deterministic as per the QSM and the data volume can be estimated
precisely from the look-back schedule that is derived from the QSM. The execution time
was predicted from Equation (2.1) which reduces to V /Bp for the bandwidth bounded gradient computation with a static schedule. The predicted and actual execution time of the
computation is compared in Figure 5.17. In this figure, the dashed lines indicate the actual
time and the solid lines indicate the predicted time. It shows that the prediction is accurate
enough to know in advance the amount of performance improvement that can be expected
from the look-back schedule for a bandwidth bounded computation. The predicted time
was obtained by dividing the data volume, V , which was predicted from the look-back
schedule and plotted in Figure 5.18 for various look-back distances, by the system bandwidth, Bp , which is 45 GB/s as indicated by the STREAM benchmark [66] in Appendix A.
The reason for the slight undershooting of the predicted time is revealed when bandwidth
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of the copy and compute phases was observed as shown in Figure 5.19. The compute phase
achieved ≈ 43 GB/s while the copy phase achieved only ≈ 37 GB/s of bandwidth. Tuning
for software prefetching did not improve the bandwidth any further.

5.8

Look-back Schedule: Version 2
While using the look-back schedule developed in Section 5.5.2 for face computations,

it was observed that they suffer from excessive branch mispredictions on the test platform due to the control structure required to realize the computation. The reasons for the
branch mispredictions are speculative execution on the processors and small amount of
work (computations and/or data access) in each branch of the control structure. Hence, another version of the look-back schedule was developed that provided superior performance
for the face computations while keeping the performance of the cell computations intact.
This schedule does not do anything special over the schedule in Section 5.5.2. It simply
does not partition the face index space in core-private copy, non-copy parts, and the coreshared part. Instead, it arranges the faces in first read order as before and partitions the
face index space in equal sized chunks, one for each core. Now, the faces in each part are
in first read order with respect to the cells in the corresponding part in the cell index space.
A side effect of this rearrangement is a small increase in the length of the copy streams.
Also, the copy phase generation needs to scan over the entire face arrays in the first pass of
the distribution schedule. However, the benefits due to simpler control structure and lower
branch mispredictions on the test platform outweigh the increased copy cost. Under this
schedule, both the cell and face computations follow identical control structure.
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5.9

Euler Solver using Level-0 QSM
This section outlines the overall computational structure of the Euler solver when mod-

ified to use the level-0 QSM. The computational blocks presented in Figure 5.3 and Figure 5.2 are modified as shown in Figure 5.20 and Figure 5.21. They include the duplication
operators, D, that produce the copy streams using the distribution schedule presented in
Section 5.5.1. The duplication operators require multiple passes over the data they process. So, each D represents a tree of queue streaming kernels.
The duplication operators scans all the values of its input operands, but uses only a
small fraction of it to produce the copy stream. This wastes bandwidth. To reduce the
cost, a small modification can be performed as shown in Figure 5.22. The figure uses data
flow from EP to LR to demonstrate the transformation. On the left hand side of the figure
is the usual data flow with the duplication operator scanning over P to pick the values
required for the copy stream generation. On the right hand side, EP duplicates necessary
the pressure values in P d on-the-fly as they are computed and stored in P . Later, P d is
consumed by D to produce the pressure copy stream, P c . The on-the-fly duplication saves
the bandwidth by eliminating the scan over P .
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While conducting experiments on the Euler solver, it was found that the on-the-fly duplication does not affect the performance of some operators (e.g. G, EP etc.) but degrades
performance for the others (e.g. L, A) etc.) on the test platform. The reason for the degradation was analyzed using Intel R VTune

TM

Amplifier . It was due to an increase in the

branch misprediction resulting from the control structure required for writing the duplication stream. Remember that, use of the streaming stores requires software write combining
(as discussed in Section 5.6) that in turn requires additional control structure. If a processor conforms to the QSM, there will be no need of the software write combining and
the associated control structure. Hence, a QSM conforming processor would not degrade
performance of the operators that perform on-the-fly duplication.

5.10

Performance of the Level-0 QSM Euler Solver

This section presents the results obtained for the three versions of the Euler solver - the
traditional, scattered access version based on the schedule in Section 5.4 (referred as Traditional), the level-0 QSM version based on the schedule in Section 5.5.2 (referred as QSM0
v1), and the level-0 QSM version based on the schedule in Section 5.8 (referred as QSM0
v2). The results are shown for a single time step and the first step of the RK2 time integration. The results for the other iterations and the second step of RK2 are similar. Remember
that, the QSM0 v1 and QSM0 v2 versions use idential cell ordering. Hence, the cell based
computations have similar performance. However, they use different face orderings. As a
result, the face based computations have different performance characteristics.
The results are analyzed and discussed in three subsections as follows.
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1. Section 5.10.1 presents results and analysis of the Extraction operators consisting of
EP , ET , EV , D(P ), D(T ), and D(V ).
2. Section 5.10.2 presents results and analysis of the Reconstruction operators for a
single scalar variable, u. The operators include A, M, D(ū), D(umx ), D(umn ), G,
D(G), L, D(Lu ), and P.
3. Section 5.10.3 presents results and analysis of the Evolution operators consisting of
F, D(F ), S, and T1 .
Analysis of the results is conducted using following six types of graphs.
1. Type 1: This graph shows the measured execution time for the three versions.
2. Type 2: This graph shows the speed-up of the QSM0 versions with respect to the
Traditional version. Together with the Type 1 graph, this graph shows the relative
performance of each operator as well as the impact on absolute execution time.
3. Type 3: This graph shows the estimated volume of DRAM traffic for the three versions. The estimation is based on the static analysis of the inputs and outputs of each
operator.
4. Type 4: This graph shows the effective bandwidth of each operator based on the
measured execution time and estimated data volume. This graph is plotted in order
to understand the “why” behind the performance obtained in Type 1 graph.
5. Type 5: This graph compares the measured and predicted time for each operator.
Note that, the prediction of the execution time is possible only for the QSM0 versions. Hence, this graph type is only for the QSM0 v1 and QSM0 v2.
6. Type 6: This graph shows the percentage by which the predicted execution time differs from the measured execution time for each operator to understand the accuracy
of the cost model presented in Section 2.2.1.
In these graphs, wherever it makes sense, performance metric of a duplication operator
(D) in the QSM0 v1 and QSM0 v2 versions is combined with that of its predecessor and
displayed as a stack to show the impact of the duplication, which is not present in the
Traditional version.
Use of the level-0 QSM schedules for each operator of the Euler solver produced significant overall speed-up over the Traditional version that was optimized using Hilbert space
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filling curve order. The QSM0 v1 version obtained a speed-up of 1.19 and the QSM0 v2
version obtained a speed-up of 1.25 over the Traditional version. It is possible to obtain
even higher performance from the QSM adaptation using the level-0 fusion, and level-3
fusion described in Section 4.3.5.7. However, they are not used in these experiments for
two reasons. First, it is not known whether the test platform can emulate the level-3 QSM.
Second, the aim of these experiments is to understand the net performance gain that can be
obtained from a straightforward application of the most basic level of QSM (i.e. level-0)
without any optimizations suggested by the cost model. Therefore, the level-0 operator
fusions were not attempted.

5.10.1

Extraction Operators

The measured execution time of the Extraction operators is shown in Figure 5.23 and
the speed-up in Figure 5.24. Figure 5.23 shows that for EP + D(P ) and ET + D(T ), the
copy stream generation took a very small amount of time.
The speed-up obtained by EP and ET of the QSM0 v1 and QSM0 v2 over the Traditional
version is due to the streaming stores they used for write queues. The Figure 5.24 also
shows that EV obtained a speed-up of ≈30% over the Traditional version. This is due to
the rapidly degrading bandwidth of temporal writes as the number of write streams grow.
Only streaming stores with full cache line writes can maintain near peak bandwidth on the
test platform as shown in Figure A.6 of Section A.5.
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EP and ET operators consume Q and produce P and T , respectively. On the other hand,
EV consumes Q and produces u, v, and w. Hence, EV produced larger DRAM traffic (see
Figure 5.25), thus, larger execution time.
Note in Figure 5.25 that, D(P ) and D(T ) for QSM0 v2 used larger data but still produced almost the same execution time compared to QSM0 v1 as shown in Figure 5.23.
This is due to the different effective bandwidths achieved by the duplication operators in
the two versions (see Figure 5.26). In QSM0 v1, the D operators used streaming stores to
perform writes in the distribution stages. In QSM0 v2, they used temporal stores that get
cached in some level of the memory hierarchy. For small write only data, such as the one
required for the generation of the small copy streams for the test grid, the cached data can
be reused in the next distribution stage. Hence, all the D operators in QSM0 v2 achieved ≈
150% of the peak sustainable DRAM bandwidth, while those in QSM0 v1 achieved only
≈70% of the peak bandwidth. This highlights an important aspect of the memory system:
The memories that are closer to the cores are important to achieve bandwidth compression.
The level-3 QSM addresses this constraint by providing the M1 buffer with larger capacity
than the M0 queue buffer, and higher bandwidth due to proximity to the cores compared to
the global memory.
Figure 5.25 shows that D(V ) of QSM0 v1 required larger amount of data volume compared to that of QSM0 v2. This is because of two factors. First, it generated the copy
streams for u, v, and w by individual application of the distribution stages to each of the
variable. Therefore, it required access to the copy stream generation schedule three times.
Second, the operator EV did not perform on-the-fly duplication. Therefore, D(V ) required
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scan over all the values of u, v and w. QSM0 v2 improved this situation by two ways.
First, it fused the copy stream generation for the three velocity components and produced
the three copy streams by a single application of D. This saved the bandwidth cost due
to repeated access to the copy stream generation schedule. Second, EV generated duplicates on-the-fly. In addition to this, the higher bandwidth of the temporal stores for the
cached data in QSM0 v2 produced smaller execution time of D(V ) compared to QSM0
v1 as shown in Figure 5.23. The fusion and temporal stores, ultimately, produced faster
running version of EV + D(V ) for QSM0 v2 compared to the Traditional and QSM0 v1
versions. This highlights a key aspect of the QSM: Fusion of operators is an important
transformation for reducing the bandwidth cost on a level-0 QSM.
In terms of the level-0 QSM cost model in Section 2.2.1, an alternative explanation of
the lower bandwidth of D in the QSM0 v1 can be provided. Since the data volume of these
operators is small, the overhead, og , of queue activation and deactivation in Equation (2.1)
dominates the bandwidth cost

V
.
Bp

In this case, the overhead cannot be neglected. Since

there is no reliable way to determine the overhead on the test platform, it is neglected for
determination of the effective bandwidth. Therefore, the bandwidth estimation for D of
QSM0 v1 is not accurate.
Comparison of the predicted and measured execution time of the Extraction operators
is shown in Figure 5.27, Figure 5.28, and the relative error in the prediction is shown in
Figure 5.29. The relative error for EP , ET , and EV of QSM0 v1 and QSM0 v2 is less
than 10%. D(P ), D(T ), and D(V ) of QSM0 v1 and QSM0 v2 have much larger error.
For QSM0 v1, this is due to their small data volume and neglecting the queue activation
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and deactivation overhead. As a result, the predicted time of the duplication operators is
smaller than the measured time. For QSM0 v2, the error is due to the use of temporal stores
while performing the distribution passes over the duplicate data. This allowed utilization
of the cache, which otherwise would not happen in a QSP. Hence, the predicted time of
the duplication operators is larger than the measured time for QSM0 v2. These results
show that the QSM cost model is reasonably accurate on the test platform when the data
produced and consumed by a level-0 QSM computation is larger than the cache capacity.
The error grows as the data volume approaches the cache capacity unless the overhead
is accounted in the prediction. However, it should be noted that, the error in predicting
the execution time of the duplication operators will not produce a significant difference
in the overall prediction time of the Euler solver since they incur a small bandwidth cost
compared to the cost of the other operators.
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Measured execution time of the Extraction operators.
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Speed-up of the Extraction operators of QSM0 v1 and QSM0 v2.
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Effective bandwidth of the Extraction operators.
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Relative error in the predicted time of the Extraction operators.

5.10.2

Reconstruction Operators

The analysis of Reconstruction operators presented in this section considers performance metrics of only one scalar variable u. The results and analysis for the other scalar
variables is similar.
We start with the operators A, M, and the associated duplication operators. A and
M are face based transitional operators. They do not perform on-the-fly duplication of
ū, umx , and umn since its use produced multi-fold increase in their execution time. Due
to this, the subsequent duplication operators required scan over ū, umx , and umn of all
the faces. Therefore, the time required for copy stream generation of these variables (i.e.
D(ū)+D(umx )+D(umn )) is significant compared to the time required for A+M as shown
in Figure 5.30.
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Figure 5.30 and Figure 5.31 show that A and M of QSM0 v1 were slower compared
to the Traditional version. Intel R VTune

TM

Amplifier analysis revealed that this is pri-

marily due to excessive branch mispredictions. This happens when the code has multiple
branches and each branch has a small amount of work (computations and/or data access).
In this situation, the out-of-order speculative processor of the test platform ends up flushing pipeline multiple times, on every mispredicted branch, and produces wastage of CPU
cycles. The branching in the QSM0 v1 face computation schedule was improved by QSM0
v2 look-back schedule. It produced a simple loop control sequence for face computations
that is similar to the cell computations. As a result, the execution time of A and M of
QSM0 v2 was improved, producing speed-up of ≈ 1.2 and ≈ 1.5, respectively. However,
the performance gain was offset by the duplication operators as shown in Figure 5.31 when
the execution time of A, M, D(ū), D(umx ), and D(umn ) is combined and compared to the
Traditional version. If a level-0 QSM processor were available, A and M would be able
to use on-the-fly duplication and reduce the cost of duplication to produce a net positive
speed-up.
The relative error in the predicted time of A and M is shown in Figure 5.36. The
error for the QSM0 v1 operators is large due to the misprediction as explained in the
last paragraph. The error for these operators of QSM0 v2 is much smaller. Still, they
obtained slightly lower effective bandwidth than the peak DRAM bandwidth as shown in
Figure 5.32. It was found by Intel R VTune

TM

Amplifier analysis that branch mispredictions

were still dominant in their execution, indicating that to improve performance of these
operators, it is necessary to perform more data access in each iteration while performing
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the face computation. For the Euler solver, this can be achieved by fusing A and M in a
single transitional operator.
The projection operator, P, is also a face based computation similar to A and M.
So, its performance characteristics are similar. Since the left and right projected values
produced by the operator are not subsequently consumed by any cell computation, they do
not require duplication. In absence of the duplication, the projection operator produced net
gain in performance compared to the Traditional version.
The gradient computation operator, G, and the associated duplication operator, D(Gu )
achieved speed-up of ≈ 1.45. G performed on-the-fly duplication of the gradients, which
allowed the subsequent duplication to save the bandwidth cost. The performance of the
gradient operator is already discussed in Section 5.7.
As shown in Figure 5.30 and Figure 5.31, L and D(Lu ) achieved a significant speed-up
of ≈ 1.6 for L and ≈ 1.5 for L+D(Lu ), respectively. Sill, the effective bandwidth of L if ≈
80% of the peak for both QSM0 v1 and QSM0 v2 and that of D(Lu ) is ≈ 75% and ≈ 60%
for the two versions, respectively. If was surprising that the computation achieved such a
low bandwidth in spite of it being similar to the gradient computation. Intel R VTune

TM

Amplifier revealed that this due to the division operation it performs. Since latency and
throughput of a division instruction is very long, it produces bubbles in the pipeline. In
absence of other instructions to fill the pipeline bubbles, the limiter computation wastes
CPU cycles. The analysis showed that the limiter computation is compute bounded rather
than bandwidth bounded as was thought earlier from the visual inspection of the source
code. If arithmetic instruction latencies and throughputs are known and if a QSP core
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executes static instruction schedule, it is possible to accurately determine whether a QSM
computation is compute bounded or bandwidth bounded from inspection of the assembly
code. Since the test processor has out-of-order execution, such type of analysis was not
feasible.
Figure 5.30 shows another interesting fact about the use of queue streaming access.
Even though L is compute bounded, the QSM0 versions performed the computation faster
than the Traditional version. Note that, all the three versions use almost similar amount
of data (see Figure 5.32), in fact, the QSM0 versions use slightly larger amount of data
than the Traditional version. However, the Traditional version uses scattered access while
the QSM0 v1 and QSM0 v2 versions use queue streaming access. It is likely that for the
Traditional version, the bubbles produced by the division instruction also prevented the
out-of-order engine from saturating the memory access resources. Therefore, probably,
it incurred large arithmetic as well as data access latency. A QSP is free from the data
access latency even when a computation has long latency arithmetic instructions since the
queues operate independently of the arithmetic units. On the test processor, the hardware
prefetchers function similar to the queues. As a result, L of QSM0 v1 and QSM0 v2
incurred only the arithmetic latency, producing significant speed-up of the operation.
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Measured execution time of the Reconstruction operators.
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Speed-up of the Reconstruction operators of QSM0 v1 and QSM0 v2.
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D(ū)+
D(umx )+
D(umn )

QSM0 v1
QSM0 v2

A
M

Speed-up

Speed-up of the QSM0 Reconstruction Operators

A

D(Gu )
G

M

P

D(Lu )
L

Traditional
QSM0 v1
QSM0 v2

Traditional
QSM0 v1
QSM0 v2

Traditional
QSM0 v1
QSM0 v2

Traditional
QSM0 v1
QSM0 v2

D(ū)+
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Estimated volume of data consumed/produced by the Reconstruction operators.

180
160
140
120
100
80
60
40
20
0

Figure 5.33
Effective bandwidth of the Reconstruction operators.
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Measured vs predicted time of the Reconstruction operators of QSM0 v1.
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Measured vs predicted time of the Reconstruction operators of QSM0 v2.
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Relative error in the predicted time of the Reconstruction operators.

5.10.3

Evolution Operators

As expected, the flux operator, F, has heavy computations. Hence, there is not much
performance gain from adapting the QSM look-back schedule. The QSM0 v1 and QSM0
v2 versions incur additional cost of duplication. Hence, they are slightly slower compared
to the Traditional version. No attempt was made to predict execution time of this operator
since the computational cost of the arithmetic instructions is hard to predict on the test
platform due to its out-of-order instruction execution.
The QSM0 versions of the sum operator, S, and the time stepping operator, T1 produced
speed-up of ≈ 1.6 and ≈ 1.3 compared to the traditional versions due to the use of the QSM
schedule. This is primarily due to near peak bandwidth utilization by these operators as
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shown in Figure 5.40. The relative error graph in Figure 5.43 shows that the predicted time
for these operators is reasonably accurate.
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Measured execution time of the Evolution operators.
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Speed-up of the Evolution operators of QSM0 v1 and QSM0 v2.
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Estimated volume of data consumed/produced by the Evolution operators.
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5.11

Summary

Despite the appearance of a model with stringent constraints on the data access, the
experimental results presented in this chapter show that the extra effort of redesigning
a static lightweight irregular computation using the QSM philosophy produces superior
performance compared to a traditional optimized implementation, provided the processor
either explicitly conforms to the QSM or is at least capable of emulating essential features
of the QSM. The level-0 QSM implementation of the Euler solver presented in this chapter
produced a net speed-up of 1.25 over the optimized, traditional method of performing the
same computation on the multi-core processor considered in this study. The results also
suggest that an explicitly QSM-conforming processor would produce even higher speedup. The results also indicate that the cost analysis of the level-0 QSM is reasonably accurate. An accurate prediction of the execution time of a QSM algorithm is the distinguishing
feature of the model. Such a prediction is useful to determine the transformations necessary to produce optimal execution schedule, either manually or by an automated runtime
scheduling system.
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CHAPTER VI
CONCLUSIONS

This dissertation described the Queue Streaming Model (QSM) for shared memory
multi-core computing, and discussed its extensions. The model allows only block-byblock streaming access to the data in the global memory via the queues to ensure highest
energy and time efficiency of the latency-free data access. At the same time, it allows
consumption and production of data by the cores at a fine granularity via the queue buffer.
Also, the model follows exclusive read and exclusive write (EREW) semantics for performance predictability. On a cursory look, even though the EREW blocked streaming access
seems a significant hindrance for algorithm design, the demonstrated applications in Chapter IV suggest otherwise. The chapter showed that the model is not only applicable to the
static structured computations such as merge sort, but also to scattered access computations such as sparse matrix - dense vector multiplication (SpMV), and to computations that
require dynamic load balancing such as MapReduce [28]. Also, it demonstrated various
optimization opportunities available to these algorithms depending on the level of the QSM
supported by a particular processor. The cost analysis allows determination of the exact
execution time of a model-conforming algorithm on a model-conforming processor, that
reflects the contributions from the finer optimizations used by the implementation. This
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is especially important if objective of the analysis is to determine the best implementation
of an algorithm on a given processor. Such type of analysis is useful for runtime systems
that need to estimate the execution time before generating the computation schedule on
a real hardware as well as to hardware designers who need to choose design parameters
for new architectures. In addition, the hardware features proposed by the model do not
preclude the possibility that a multi-core processor can support a queue streaming mode
that conforms to the model alongside the traditional cache-based, fine-grained multi-core
computing mode for backward compatibility. This is demonstrated by the experimental
results in Chapter V, where the level-0 QSM was emulated on the Intel R Ivy Bridge-EP
processor for the Euler solver to obtain a net speed-up of 1.25. The analysis of the results
presented in the chapter also hint that if the processor had explicit conformance to QSM,
the Euler solver could have achieved even higher performance.
The QSM highlights various aspects of the hardware that are necessary to ensure
latency-free, low-cost access to the data in the global memory as well as lays out the
computational structure for software developers to achieve predictable execution time of
the algorithms. This type of model provides a road map for hardware vendors to support
a stable set of features that is necessary to justify the software investment in runtime and
scheduling systems that the shared memory multi-core architectures desperately need.
Finally, since the chip area is a limited resource, saturation in the attainable transistor
density will compel processor designers to judiciously use the chip area, which is primarily
devoted to arithmetic units, high-speed memory system, and control circuits. The minimal
control structure required for the QSM provides larger chip area for the arithmetic units
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and the memory system. In addition to this, the cost analysis provides hardware designers
an insight into the algorithmic implications of the design decisions. Thus, the model serves
as a bridge between the hardware designers and the software developers.
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A.1

Introduction

While the QSM simplifies algorithm analysis and provides cost predictability, there is
no known processor that directly supports its functionality. Therefore, it is necessary to
determine whether the behavior can be emulated on an existing processor. This chapter
describes various benchmarks used or developed to explore this possibility. Along with the
discussion, the motives for the QSM specifications are also explained.

A.2

Test Platform

The experimental results reported in this work were conducted on a machine referred as
PLATFORM - A in this text.
A

Its specifications are summarized in Table A.1. The PLATFORM -

is a non-uniform memory access (NUMA) processor with two sockets and ten cores

per socket. Each socket has 32 GB DRAM which is local to the socket. The cores on
a socket can access the 32 GB DRAM on the other socket, but such a remote access
has higher cost compared to accessing the local DRAM. Since the QSM assumes that
each location in the DRAM has uniform access cost, the tests on this machine were conducted with maximum ten threads pinned to the cores on a single socket (achieved with
KMP AFFINITY=compact) and all the memory allocated on the local DRAM of the
socket.
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Table A.1
Test platform processor specifications.
Component Parameter
Processor
Vendor
Name
Codename
Frequency
Architecture
# NUMA nodes/sockets
# Cores/Socket
# Threads/Core
# Logical Threads
SIMD ISA
# Memory channels
L1D cache Type
Size
Associativity & # Sets
Cache line size
Shared status
L1I cache
Type
Size
Associativity & # Sets
Cache line size
Shared status
L2 cache
Type
Size
Associativity & # Sets
Cache line size
Shared status
L3 cache
Type
Size
Associativity & # Sets
Cache line size
Shared status
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PLATFORM -A

Intel R
Xeon R E5-2680 v2
Ivy Bridge-EP
2.80 GHz
x86 64
2
10
1
20
AVX
4
Data
32 KB
8-way, 64
64 B
core private
Instruction
32 KB
8-way, 64
64 B
core private
Unified
256 KB
8-way, 512
64 B
core private
Unified
25600 KB
20-way, 20480
64 B
local to a NUMA
node, but shared with
the other via QPI

A.3

The Peak Sustainable Bandwidth

While the processor specification provides the maximum theoretical bandwidth, in
practice, only a fraction of this limit is attainable. The STREAM benchmark provides
an estimate of the peak sustainable bandwidth attainable on a platform. For this purpose, it
uses four vector kernels, named Copy, Add, Scale, and Triad, that operate on corresponding elements of their input and output arrays. These kernels perform streaming access to
the arrays. This pattern of access to the DRAM has lowest cost on modern processors due
to hardware prefetchers and high DRAM row buffer locality. Also, the input and output
arrays are much larger than the last level cache. Hence the bandwidth measured by the
benchmark is the peak sustainable DRAM bandwidth. The Copy kernel copies elements
from the input array to the output array. The Add kernel computes elements in the output array by adding corresponding elements of two input arrays. The Scale kernel scales
elements in the input array to produce elements of the output array. The Triad kernel
performs floating point multiply-add operation on the elements from two input arrays to
produce elements of the output array. These computational kernels are simple but effective
at measuring the peak sustainable bandwidth that is often the performance limiter of low
computational intensity computations. Since the transformations presented in the Chapter IV and V transform the scattered access computation into streaming computation, it is
necessary to study behavior of the STREAM benchmark on the test platform to understand
the upper bound on the attainable bandwidth.
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While the STREAM benchmark is primarily used to determine peak sustainable bandwidth, in this work it is used to gain additional insights regarding the test platform as listed
below.
1. the role of the number of threads in saturating the memory bandwidth
2. the role of the computational data type in saturating the bandwidth
3. the role of vector instructions in saturating the bandwidth
4. the role of streaming stores in saturating the bandwidth

To achieve these objectives, the benchmark was compiled with various compiler options that affect the type of instructions used to perform the computations. Then, these
configurations were run for various number of threads. The results were collected for both
the double and float data types. Following three configurations were chosen for this
study.
1.

CFG -1:

enable autovectorization, enable streaming stores

2.

CFG -2:

enable autovectorization, but disabled streaming stores

3.

CFG -3:

disable autovectorization

Note that, streaming store (a.k.a. non-temporal writes) are direct DRAM writes that
do not participate in the cache coherency protocol which is otherwise used by the usual
(a.k.a. temporal) reads and writes to the DRAM. With

CFG -1,

the compiler generated

vector instructions for all the four kernels as well as could use streaming store instructions
for the output array of each kernel. With CFG-2, the streaming store instructions of the CFG1 were replaced with the vectorized temporal stores.
Hence, it did not use streaming store instructions.
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CFG -3

used only scalar instructions.

For double on Ivy Bridge-EP

For float on Ivy Bridge-EP
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CFG-1: autovectorized with streaming stores
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Figure A.1
STREAM bandwidth on PLATFORM - A.
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The maximum bandwidth among all the four kernels (Copy, Scale, Add, and Triad) was
plotted as a function of the number of threads. These graphs are shown in Figure A.1. The
solid lines indicate the average and the shaded region around it indicates the maximum and
minimum bandwidth attained by the individual kernels. Following are the observations
about derived from graphs.
Observation 1: The sustainable bandwidth grew nearly linearly with the number of
threads until it reached a saturation point. After this point, the bandwidth remained nearly
constant. This justifies the assumption of the QSM that if the system bandwidth is Bg
and a single core can attain bandwidth of Bc , the bandwidth when p cores are active is
Bp = min(Bg , p · Bc ). This observation highlights the fact that the core concurrency
is required not only to increase the computational throughput of the processor, but also
to saturate the system bandwidth. While processor designers are free to choose Bc and
Bg , the existing processor specifications do not provide information regarding the core
threshold required to reach the peak bandwidth. However, as seen in the analysis of merge
sort (Section 4.2.2.3), this information is useful for determining optimal schedule when
there is a choice between a high concurrency algorithm with larger bandwidth cost and a
low concurrency algorithm with smaller bandwidth cost.
Observation 2: The graph on the left side of Figure A.1 is identical to the corresponding
graph on the right side. This shows that for the test platform, the data type used for the
computation (e.g. float or double) did not change the sustainable bandwidth.
Observation 3: The

CFG -2

and

CFG -3

achieved identical bandwidth for each thread

count. This shows that the use of scalar arithmetic operations did not influence the sus182

tainable bandwidth. However, they reduce the attainable peak computational throughput
on the test platform. This aspect is considered in Section A.4.
Observation 4: The

CFG -1

achieved higher bandwidth than the other two configura-

tions. This shows that the streaming stores are essential to attain the peak sustainable
bandwidth. A possible explanation for the higher performance of streaming stores is as
follows. The total bandwidth available to the cores on a chip is shared by different types of
memory traffic such as read traffic, write traffic and read-for-ownership (RFO) traffic. The
read traffic is generated by read-only operations, for example, reads for the input operands
to the STREAM kernels. The write-traffic is generated by streaming store, for example,
writes for the output operands of the STREAM benchmark in

CFG -1,

and temporal write

operations, for example, writes for the output operands of the STREAM benchmark in
CFG -2

and

CFG -3.

The RFO traffic is generated by the temporal write operations as well

as read-modify-write (e.g. in-place) operations. Thus, temporal writes generate RFO and
write traffic, while non-temporal writes generate only the write traffic since it bypasses the
cache coherency protocol. Therefore, the streaming stores provide larger bandwidth since
the memory system has to handle fewer transactions.
Observation 5: These experiments also showed that the peak sustainable bandwidth
that a computation can achieve on the PLATFORM - A is ≈ 45 GB/s, provided the arrays are
larger than the L3 cache capacity and the computation uses sufficient number of cores and
streaming stores.
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A.4

Roofline Benchmark Results

William et. al [97] introduced a visual performance model,called roofline, for multicore architectures. The model captures balance between the memory access throughput
and the arithmetic throughput on a given multi-core processor. It allows programmers to
visualize whether an implementation is compute bounded or bandwidth bounded, and how
far it is from the peak memory and arithmetic throughput of the processor. The model
also allows determination of the most beneficial trajectory for improving performance of a
program. The cost model in Section 2.1, used for determination of the execution time of a
QSM computation, is similar to the roofline model.
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(PLATFORM -A, CFG -1)
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This section presents the results obtained by running the Empirical Roofline Toolkit
(ERT) [62, 1] on the test platform. These results show the threshold between bandwidth
and compute boundedness for the test platform. The tests were conducted with the three
configurations,

CFG -1, CFG -2,

and

CFG -3,

specified in Section A.3, and with 10 threads

pinned to the cores on a single socket. The results are presented in Figure A.2, Figure A.3,
and Figure A.4, respectively.
Graph for

CFG -1

shows that the benchmark could achieve DRAM bandwidth of ≈

45 GB/s, the same as the STREAM benchmark sustainable bandwidth. In absence of the
streaming stores, that is, for

CFG -2

and

CFG -3,

the benchmark achieved lower DRAM

bandwidth.
The maximum flop rate with SIMD vectorization was measured by CFG -2 to be ≈ 195
Gflops/s for the test platform. Graph for

CFG -3

shows that the scalar computational peak

flop rate is ≈ 50 Gflops/s. These results are consistent, since a double precision SIMD
instructions on the test platform can perform operations on four values.
Comparison of the graphs for
CFG -1

CFG -1

and

CFG -2

shows that the streaming stores of

interfered with the peak flop measurement of the benchmark.

Since the computations performed in the Euler solver presented in Chapter V use scalar
floating point operations, the measurements performed by the ERT for CFG -3 and various
number of threads were plotted as shown in Figure A.5. The graph shows that on the
test platform, the core concurrency improves not only the flop rate, but also the attained
memory bandwidth. Similarly, multiple cores and multiple queues per core in a QSP allow
it to achieve high computational as well as memory throughput.
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Empirical roofline graph for the PLATFORM -A, CFG -3 with various number of threads.

A.5

Benchmark for Determining Constraints on Streaming Computations

The results of the STREAM benchmark show that the sustainable bandwidth varies
considerably depending on the type of instructions used to perform the reads and writes.
Also, the benchmark is designed in such a way that each core has at most three concurrent
streams. These streams consume shared resources on the processor (e.g. prefetchers, cache
etc.), some of which are shared by the streams used by a single core while others are shared
by all the streams of all the cores. Since these resources have limited capacity, it is possible that they place some restrictions on the number of concurrent read and write streams.
Also, the kernels in the benchmark use write-only and read-only streams. Therefore, it is
not clear how the sustainable bandwidth will be affected in case of an in-place streaming
computation. The experiments in this section are conducted with the aim of understanding
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these constraints on the streaming data access on the test platforms. There are a number of
details of the test platforms that need consideration.
Configuration of the write instructions: A streaming write performs direct DRAM bus
transaction without participating in the cache coherency protocol. Each bus transaction
incurs latency. In order to minimize the bus latency, the Intel optimization manual recommends a full cache line write in one transaction. However, the test platforms provide
streaming store instructions that operate on only a half or a quarter of the cache line at
a time. In order to achieve a full cache line streaming write, the streaming store instructions to a cache line must be closely spaced in time. The processor can write-combine
these streaming stores and turn the partial cacheline write into a full cache line bus transaction. This can be achieved only if the streaming computation produces result of the size
of a half or a quarter cache line in each iteration (so that it can use the SIMD streaming
store instructions) and the computational intensity of each iteration is low enough that the
streaming store instructions are issued within a tiny time window. If the computational
intensity of each iteration grows, the streaming write instructions will spread apart in time
and the hardware would not be able to write-combine them. This would increase the number of bus transactions and degrade the performance of the streaming stores. One solution
suggested by the manual is to use software write combining to trigger hardware writecombining. In this scheme, the computation maintains a small buffer of cache line size
that gathers the computed data. Once the buffer is full, it is written to the DRAM using
the streaming store instructions. This ensures that the streaming stores are issued within
a tiny time window. It also frees the computation from the requirement of producing a
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half or a quarter cache-line-sized result in each iteration. Also, the manual recommends
agglomerating reads together and writes together so that the bus does not have to switch
frequently between the two transfer modes. Software write combining can avoid frequent
switching.
The load and store balance of a processor: Each processor is designed with a fixed number of resources to handle the read and write requests. For example, on the PLATFORM - A,
each core can issue two load instructions and one write instruction in a cycle due to availability of two read ports but only one write port. Also, it can have 64 pending read requests
and 36 pending write requests at any instant. Therefore, the processor may be supportive
of more number of read streams than the number of write streams.
The cache capacity: Since the L3 cache is shared by all the cores on the test platforms,
the hardware prefetchers on each core can produce cache contention at this level leading
to bandwidth degradation.
The number of outstanding read or write misses: A core can handle only a limited number of read misses, write misses, and streaming store requests. This limit is determined by
the number of line fill buffers (LFB) available on each core. Each buffer is of the size of
a cache line. When data access results in a L1 cache miss, a LFB is allocated to serve the
load. Once the data of the cache line is completely loaded in the LFB, it is committed to
the L1 cache. Similarly, the LFB is used to cache the data from streaming store instructions
before it is committed to the bus for DRAM write. Therefore, the number of LFBs can affect the number of concurrent read and write streams a core can sustain without degrading
sustainable bandwidth.
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The number of hardware prefetchers: One of the contributing factor in the ability of a
streaming computation to attain peak bandwidth of is the availability of hardware prefetchers. They can detect the sequential data access pattern and prefetch the data in the cache
before it is requested by the computation. Both the test platforms have a limited number
of hardware prefetchers, which can limit the number of read streams that can be supported
on the platform.
Use of in-place operations: Consider a vector computation of the form a = f (b), where
a and b are arrays of the same length and the computation iteratively produces each element
of a by applying function f to the corresponding element of b. This computation gives rise
to read-compute-write sequence of operations on the individual elements of the arrays.
If the array b is discarded after the computation, the computation also be performed by
a = f (a) without changing the program semantics. This is called as in-place computation.
It results in read-modify-write sequence of operations. Theoretically, both these versions
have the same I/O cost since they consume and produce the same amount of data to the
DRAM. Therefore, the second version is preferable over the first version since it consumes
less DRAM space. However, note that the first version can use streaming stores due to its
write-only output operand while the second version cannot. On the other hand, the second
version triggers hardware prefetchers that can reduce the overall data access cost even
though they incur the RFO traffic. The first version does not benefit form the hardware
prefetchers since they require cache transaction to trigger into action. There is a trade-off
here between the use of streaming stores and the use of hardware prefetchers.
This discussion raises following questions that this sections attempts to answer.
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1. For streaming writes and temporal writes, how does the sustainable bandwidth change
when full cache line vs partial cache line store operations are performed?
2. Can software write-combining reliably produce hardware write-combining on the
test platforms?
3. What effect does the number of read and write streams have on the sustainable bandwidth?
4. How does the sustainable bandwidth change when the write streams in a vector kernel are replaced by in-place streams?

To address these questions, a

SUM

vector kernel was developed. This kernel operates

on one or more (let us say nr ) read arrays, zero or more (let us say ni ) in-place arrays, and
zero or more (let us say nw ) write arrays. In each iteration i, it consumes ith value from
each input array, adds them to produce a temporary value. It is added to the ith element of
the in-place arrays. Finally the temporary value is written to the ith element of the write
arrays. By changing nr , ni , and nw , we can obtain various configurations of the kernel.
This kernel was implemented in four variants. They are as listed in Table A.2.
Each version manually unrolls the iteration loop such that each iteration reads or writes
32 byte or 64 byte chunks from each array as indicated by the ‘Chunk Size’ column. The
‘SWWC’ column indicates whether the version uses a buffer to store the results of the
computation or not to emulate software write-combining for the write arrays. When it
is used, the computation uses 64 byte chunks. The ‘Streaming Store’ column indicates
whether the SIMD streaming store instruction was used to write to the write arrays or not.
All the four versions were explicitly SIMD vectorized using intrinsics instead of relying on
the compiler autovectorization. All the read, in-place, and write arrays are allocated with
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cache line alignment. The assembly code of these versions was verified for consistency
with the configuration listed in Table A.2.
Table A.2
Versions of the SUM kernel.
Version Name
SUM -v1
SUM -v2
SUM -v3
SUM -v4

Chunk Size
32 bytes
32 bytes
64 bytes
64 bytes

Streaming Store
no
yes
no
yes

SWWC
no
no
yes
yes

All these versions have SIMD vectorized code, but they differ in the type of write
operation. The versions

SUM -v1

and

SUM -v2

perform 32 byte reads and writes in each

iteration and do not employ software write-combining buffer.
ral store, while

SUM -v2

SUM -v1

performs non-temporal store. The versions

performs tempo-

SUM -v3

and

SUM -v4

perform 64 byte reads and writes in each iteration and employ software write-combining
buffer to group the writes. The version SUM-v3 performs temporal store while SUM-v4 performs non-temporal store. The kernels were executed with the six configurations shown in
Table A.3.

192

Table A.3
Configurations for the SUM kernel experiments.
No.
1
2
3
4
5
6

Kernel Version
SUM -v1
SUM -v2
SUM -v3
SUM -v4
SUM -v1
SUM -v3

Read Arrays
1 to 32
1 to 32
1 to 32
1 to 32
1 to 32
1 to 32

Write Arrays
1 to 32
1 to 32
1 to 32
1 to 32
0
0

In-place Arrays
0
0
0
0
1 to 32
1 to 32

The graph in Figure A.6 shows the results when the number of read arrays were 32
and the number of write or in-place arrays were varied from 1 to 32. For < 32 read
arrays, similar results were obtained. This graph shows that using 64 byte streaming stores
with write-combining gave the best performance among all the configurations. Similar
to the STREAM benchmark, using temporal store (for the write array configurations as
well as the in-place configurations) gradually degraded the bandwidth as the number of
write/in-place arrays grew. The case of

SUM -v2

kernel that used 32 byte streaming stores

is particularly interesting. It suffered from heavy loss of bandwidth with the number of
write streams > 7. This is probably due to the partial cache line transactions, which incurs
the same cost as a full cache line transactions.
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On PLATFORM-A with 32 Read Arrays
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Figure A.6
Sustainable bandwidth for 32 byte and 64 byte transactions using temporal and
non-temporal stores on PLATFORM - A.
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From these observations, we can conclude that,
1. When temporal store instructions are used, whether we use full cache line write or
partial cache line write does not matter. In both the cases, the bandwidth degrades
gradually with increasing number of streams.
2. When streaming store instructions are used, it is absolutely necessary to ensure full
cache line writes using software write combining. Otherwise, the bandwidth degradation is severe. Also, the results highlight that software write-combining successfully triggered hardware write-combining.
3. The test platform can sustain a large number of read and write streams provided the
write streams use steaming store instructions that result in full cache line transactions. This shows that even though the in-place operations seem lucrative due to
their ability to use hardware prefetchers and reduced DRAM occupancy, their use
degrades bandwidth considerably. For this reason the QSM does not provide queues
for in-place operation. It has either read queues or write queues.
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